期刊文献+

用于片上网络的延时无关异步动态优先级仲裁器 被引量:6

Delay-independent asynchronous dynamic priority arbiter for the network on chips
下载PDF
导出
摘要 针对通用片上网络异步路由器服务质量问题,提出了一种延时无关的异步动态优先级仲裁器.通过比较请求数据包的优先级,可以实现在一个仲裁周期内按优先级由高到低输出.若优先级相同,则顺序输出.解决了传统静态优先级仲裁器的优先级数据输入方式固定问题,提高了仲裁器和路由器的可扩展性.该仲裁器在0.18μm标准CMOS工艺下实现.Spice仿真结果显示,其平均响应时间为0.92ns,平均每个请求信号的动态功耗为0.75mW,可用于通用片上网络异步路由器的仲裁. This paper proposes a delay-independent asynchronous dynamic priority arbiter to improve the quality of service in the asynchronous router of the general-purpose network on chips.In an arbitration period,by comparing the priority of the data packets with request signals,the arbiter will output the data packets in the sequence of descending priority.The packets with equal priority are outputted serially so that it resolves the problems of requests with fixed priority in conventional static arbiters,and improves the scalability of the arbiter and router.The arbiter is implemented based on 0.18 μm standard CMOS technology.Results have shown that the average response time is 0.92 ns,and that the average dynamic power consumption is 0.75 mW per request,which can be used for the asynchronous router of the general-purpose network on chips.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2012年第1期42-48,110,共8页 Journal of Xidian University
基金 国家自然科学基金资助项目(60725415 60971066) 国家863计划资助项目(2009AA01Z258 2009AA01Z260) 国家重点实验室基金资助项目(ZHD200904)
关键词 片上网络 异步路由器 服务质量 延时无关 动态优先级仲裁 network on chips asynchronous router quality of service delay-independent dynamic priority arbitration
  • 相关文献

参考文献14

  • 1Martin A J, Nystrom M. Asynchronous Techniques for System-on-Chip Design [J].Proc of the IEEE, 2006, 94(6): 1089~1120.
  • 2杨银堂,徐阳扬,周端,弥晓华.异步超前进位加法器设计[J].西安电子科技大学学报,2009,36(1):33-37. 被引量:3
  • 3ITRS. International Technology Roadmap for Semiconductors [EB/OL]. [2010-05-24]. http://www, itrs. net/home. html.
  • 4Teehan P, Greenstreet M, Lemieux G. A Survey and Taxonomy of GALS Design Styles [J]. IEEE Design & Test of Computers, 2007, 24(5): 418-428.
  • 5管旭光,周端,杨银堂,朱樟明.用于片上网络的高速低功耗多轨协议异步通信通道[J].计算机辅助设计与图形学学报,2009,21(12):1700-1705. 被引量:2
  • 6Khan G N, Dumitriu V. A Modeling Tool for Simulating and Design of On-chip Network Systems [J]. Microprocessors and Microsystems, 2010, 34(2): 84-95.
  • 7Gu Huaxi, Xu Jiang, Wang Kun, et al. A New Distributed Congestion Control Mechanism for Networks on Chip [J]. Telecommunication Systems, 2010, 44(3-4): 321-331.
  • 8Li Yonghui, Gu Huaxi. Fault Tolerant Routing Algorithm Based on the Artificial Potential Field Model in Network-on- Chip [J]. Applied Mathematics and Computation, 2010, 217(7) : 3226-3235.
  • 9Bolotin E, Cidon I, Ginosar R, et al. QoS Architecture and Design process for Cost Effective Networks on Chip [J].Journal of Systems Architecture, Special Issue on Network on Chip, 2004, 50(2) : 105-128.
  • 10Beigne E, Clermidy F, Vivet P, et al. An Asynchronous NoC Architecture Providing Low Latency Service and Multi level Design Framework [C]//Proc of the llth IEEE International Symposium on Asynchronous Circuits and Systems New York: IEEE Computer Society, 2005: 54-63.

二级参考文献17

  • 1周端,徐阳扬,曾平.异步系统的信号传送研究[J].固体电子学研究与进展,2006,26(1):120-123. 被引量:3
  • 2雷绍充,邵志标,梁峰.一种新颖的乘法器核内建自测试设计方法[J].西安电子科技大学学报,2006,33(5):819-823. 被引量:3
  • 3Lin Jin-Fa, Hwang Yin-Tsung, Sheu Ming-Hwa, et al. A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design[J]. IEEE Trans on Circuits and Systems, 2007, 54(5) : 1050-1059.
  • 4Tung Chiou-Kou, Hung Yu-Cherng, Shieh Shao-Hui, et al. A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System[C]//Design and Diagnostics of Electronic Circuits and Systems. Krakow: IEEE, 2007: 1-4.
  • 5Sun Yan, Zhang Xin, Jin Xi. High-Performance CarrySelect Adder Using Fast All-one Finding Logic[C]//Modeling Simulation. Kuala Lumpur: IEEE, 2008: 1012-1014.
  • 6Zhao Zi-Yi, Lin Chien-Hung, Xie Yu-Zhi, et al. The Novel Chinese Abaeus Adder[C]//VLSI Design, Automation and Test. Taipei: IEEE, 2007: 1-4.
  • 7Ndai P, Lu Shih-Lien, Somesekhar D, et al. Fine-Grained Redundancy in Adders[C]//Quality Electronic Design. San Jose: IEEE, 2007: 317-321.
  • 8Obridko I, Ginosar R. Low Energy Asynchronous Architectures[C]//ISCAS IEEE International Symposium of Circuits and Systems. Kobe: IEEE, 2005: 5238-5241.
  • 9Ashmila E M, Dlay S S, Hinton O R. Adder Methodology and Design Using Probabilistic Multiple Carry Estimates[J]. Computers and Digital Techniques, IEE Proceedings, 2005, 152(6):697-703.
  • 10Liu Yijun, Furber S. The Design of an Asynchronous Carry-Lookahead Adder Based on Data Characteristics[C]// Integrated Circuit and System Design. Heidelberg: IEEE, 2005: 647-656.

共引文献3

同被引文献57

  • 1周文强,张金艺,周多,刘江.片上网络分组混合并行仲裁器的设计[J].微电子学与计算机,2015,32(3):104-108. 被引量:2
  • 2杜晋军,李俊,洪海丽,刘振起.纳米电子器件的研究进展与军事应用前景[J].装备指挥技术学院学报,2004,15(4):86-89. 被引量:5
  • 3刘明,谢常青,王丛舜,龙世兵,李志钢,易里成荣,涂德钰.纳米加工和纳米电子器件[J].微纳电子技术,2005,42(9):393-397. 被引量:2
  • 4Jerraya A A and Wolf W. Multiprocessor Systems-on-Chips[M]. San Francisco: Morgan Kaufmanns Publishers Incorporated, 2005: 1-18.
  • 5Shanthi D and Amutha R. Design of efficient on-chip communication architecture in MpSoC[C]. 2011 International Conference on Recent Trends in Information Technology (ICRTIT). Chennai, 2011: 364-369.
  • 6Jakob L, Martin L, and Thomas P. A robust asynchronous interfacing scheme with four-phase dual-rail coding[C]. International Conference on Application of Concurrency to System Design (ACSD), Hamburg, 2012: 122-131.
  • 7Lahiri K, Raghunathan A, and Lakshminarayana G. The LOTTERYBUS on-chip communication architecture[J]. IEEE Transactions on Very Large Scale Integration (VLS1) Systems, 2006, 14(6): 596-608.
  • 8Peng Huan-kal and Lin Youn-long. An optimal warning- zone-length assignment algorithm for real-time and multiple- QoS on-chip bus arbitration[J]. ACM Transactions on Embedded Computing Systems, 2010, 9(4): 1-5.
  • 9Parsan F A, A1-Assadi W K, and Smith S C. Gate mapping automation for asynchronous NULL convention logic circuits]J]. IEEE Transactions on Very Large Scale Integration ( VL S1) Systems, 2014, 22(1): 99-112.
  • 10Pons J F, Brault J J, and Savaria Y. An FPGA compatible asynchronous wake-up receiver for wireless sensor networks[C]. 2012 IEEE 10th International New Circuits and Systems Conference (NEWCAS 2012), Montreal, 2012: 373-376.

引证文献6

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部