期刊文献+

高精度开关电流存储单元的设计

Design of High Accuracy Switched-Current Memory Cell
下载PDF
导出
摘要 基于0.18-μm 1.8VCMOS标准工艺,设计了一个高精度开关电流存储单元。通过设置存储晶体管工作于线性区,并结合虚拟开关等技术,降低了由阈值电压失配和时钟馈通所产生的谐波失真,有效消除了增益误差和漂移误差。利用Spectre仿真器,对版图进行后仿真验证。当输入信号频率为200kHz、幅度为5μA、采样频率为5MHz时,误差仅为0.5%,输入信号幅度低至1μA时,误差依然低于1%。仿真结果表明,电路具有高精度,可作为滤波器、Σ-Δ调制器等系统的基本模块。 A switched-current memory cell with high accuracy was designed based on 0.18-μm 1.8 V CMOS standard technology.By setting up memory transistor in linear area and using virtual switch,harmonic distortions due to threshold voltage mismatch and clock feedthrough was reduced,and gain and offset errors were eliminated effectively.Post simulation with Cadence's Spectre showed that the circuit had an error of only 0.5% for 200 kHz input signal with an amplitude of 5 μA and a sampling frequency of 5 MHz.Simulation results indicated that the memory cell had high accuracy and could be used as basic block of filter and delta-sigma modulators.
出处 《微电子学》 CAS CSCD 北大核心 2012年第1期80-83,共4页 Microelectronics
基金 广西科学研究与技术开发计划资助项目(0731021)
关键词 开关电流存储单元 时钟馈通误差 谐波失真 线性区 Switched-current memory-cell Clock feedthrough error Harmonic distortion Linear region
  • 相关文献

参考文献9

  • 1http://www.bol-system.com.
  • 2ZHENG Y, VAN DER SPIEGEL J. A 10-bit 8. 3 MS/s switched-current successive approximation AIX2 for column-parallel imagers [J]. IEEE Trans Circ Syst, 2008, 18(21): 224-227.
  • 3PERIC I, ARMBRUSTER T. DCD- the multichannel current-mode ADC chip for the readout of DEPFET pixel detectors [J]. IEEE Trans Nucl Sci, 2010, 57(2): 743-753.
  • 4TSANG K L, YUAN J. A 50 kS/s I0 bit micropower current S/H cell for weak current bio-medical applications [C] // Biomedical Cite Syst Conf. Baltimore, MD, USA. 2007: 150-153.
  • 5TOUMAZOU C, HUGHES J B, PATTULLO D M. Regulated cascade switched-current memory cell [J]. Elec Lett, 1990, 26(5) : 303-305.
  • 6MARTINS J, DIAS V. Harmonic distortion in switched-current audio memory cells [J]. IEEE Trans Circ Syst lI, 1999, 46(3): 326-334.
  • 7TANG X, PUN K-P. High-accuracy and power- efficient switched-current memory cell [C] //12th Int Symp Integr Circ. Singapore. 2009: 276-279.
  • 8JOSI~ M, DE LA ROSA B, PEREZ-VERDUJ A, et al. Systematic design of CMOS switched-current bandpass sigma-delta modulators for digital communication chips [M]. New York: Kluwer Academic Publishers, 2004 : 147-345.
  • 9李帆,王卫东.高性能开关电流存储单元的设计及应用[J].电子技术应用,2009,35(4):60-62. 被引量:1

二级参考文献9

  • 1HUGHES J B, MOULDING K W.A switched-current technique for high performance.Electron Lett, 1993,29(16):1400.
  • 2TOUMAZOU C,Xiao S.n-step charge injection cancellation scheme for very accurate switched current circuits.Electron Lett, 1994.30(9) : 680.
  • 3WU C Y,CHENG C C,CHO J J.Precise CMOS current sample/hold circuits using differential clock feedthrough attenuation techniques.IEEE J Solid-State Circuits, 1995 30(1):76.
  • 4NAIRN D G.Zero-voltage switching in switched-current circuits.IEEE Proc Int Symp Circuits and Systems.London, UK, 1994 : 5289.
  • 5YANG H C,FIEZ T S,ALLSTOT D J.Current-feedthrough effects and cancellation techniques in switched-current circuits.IEEE Proc Int Symp Circuits and Systems.New Orleans, 1990 : 3186.
  • 6SONG M ,LEE Y,KIM W.A clock feedthrough reduction circuit for switched-current systems.IEEE J Solid-State Circuits, 1993 , 28(2): 133.
  • 7WEGMANN G,VITFOZ E A,RAHALI F.Charge injection in analog MOS switches. IEEE J Solid-State Circuits, 1987, SC-22(6) : 1091.
  • 8Phillip E. Allen, Douglas R. Holberg. CMOS模拟集成电路设计.冯军,李智群译.北京:电子工业出版社,2005.
  • 9李拥平,石寅.一种开关电流电路时钟馈通的补偿技术[J].Journal of Semiconductors,2003,24(7):775-779. 被引量:8

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部