期刊文献+

面向片上网络容错偏转路由器设计与优化 被引量:2

Design and Optimization of a Fault-Tolerant Deflection Router for Networks-on-Chip
下载PDF
导出
摘要 随着集成电路工艺进入纳米时代,可靠性已成为片上网络设计的一个关键因素。本文设计实现了一种基于增强学习的片上网络容错偏转路由器,该路由器在发送包的同时采用增强学习的方法对路由表进行重配置以实现容错路由。为了提高性能,我们对路由器进行了流水线优化设计,采用2级流水线实现。在TSMC65nm工艺下综合结果表明,2级流水线路由器频率提升了近一倍达到750MHz,而面积开销仅增加了22%。在合成通信模式下的模拟结果表明,2级流水线容错偏转路由器的平均网络延迟优于无流水线路由器。 Reliability has become a key issue of Networks-on-Chip (NoC) as the technology scales down to the nanoscale domain.In this paper,we design and implement a fault-tolerant deflection router based on reinforcement learning for NoC.The router reconfigures the routing table through a reinforcement learning method during packet transmission to achieve fault-tolerance.An optimized router with 2 pipeline stages is also implemented to improve the performance of the router.The synthesized results under the TSMC 65nm technology show that the router with 2 pipeline stages can achieve the frequency of 750MHz,which is almost 1x more than that of the original router,while the area only increases by 22%.The simulation results under the synthetic workloads demonstrate that the average network latency of the router with 2 pipeline stages is less than that of the router with no pipeline.
出处 《计算机工程与科学》 CSCD 北大核心 2012年第2期56-61,共6页 Computer Engineering & Science
基金 国家863计划资助项目(2009AA01Z124) 国家自然科学基金资助项目(60970036 60873212)
关键词 片上网络 容错 偏转路由 性能优化 networks-on-chip fault-tolerant deflection routing performance optimization
  • 相关文献

参考文献9

  • 1Constantinescu C. Trends and Challenges in VLSI Circuit Reliability[J]. IEEE Micro. 2003. 23(4) ,14-19.
  • 2Dumitras T. Kerner S. Marculescu R. Towards On-Chip Fault-Tolerant Communication[C]// Proc of Asia and South Pacific Design Automation Conference. 2003,225-232.
  • 3Pirretti M. Link G. Brooks R. et al. Fault Tolerant Algorithms for Network-on-Chip Interconnect[C]// Proc of IEEE CornputerSociety Annual Symposium on VLSI, 2004,46-51.
  • 4Zhang Z. Greiner A. Taktak S. A Reconfigurable Routing Algorithm for a Fault-tolerant 2D-mesh Network-on-Chip [C]// Proc of ACM/IEEE Design Automation Conference. 2008: 441-446.
  • 5Fick D. Deorio A. Chen G. et al. A Highly Resilient Routing Algorithm for Fault-tolerant NoCs[C]// Prof of Design. Automation &. Test in Europe Conference &. Exhibition. 2009,21-26.
  • 6Lu Zhonghai , Zhong Mingchen , Jantsch A. Evaluation of On-chip Networks Using Deflection Routing [C]// Proc of ACM Great Lakes Symposium on VLSI. 2006,296-301.
  • 7Kohler A. Radetzki M. Fault-Tolerant Architecture and Deflection Routing for Degradable NoC Switches[C]// Proc of IEEE International Symposium on Networks-on-Chip. 2009, 22-31.
  • 8Feng Chaochao , Lu Zhonghai , Jantsch A. et al. A Reconfigurable Fault-tolerant Deflection Routing Algorithm Based on Reinforcement Learning for Network-on-Chip[C]// Proc of International Workshop on Network on Chip Architectures. 2010:11-16.
  • 9Millberg M. Nilsson E. Thid R. et al. Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip[C] // Proe of Design. Automation &c Test in Europe Conference &. Exhibition. 2004: 890-895.

同被引文献8

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部