期刊文献+

平面工艺功率型半导体晶体管铝迁移实验

Experiments of aluminum migration of power silicon transistor using planar process
下载PDF
导出
摘要 在平面工艺制造的功率型半导体晶体管芯片表面,发现高强度电场条件下存在跨越0.05 mm半绝缘硅带的铝迁移现象,对此开展了一系列实验研究.通过开帽物理观察与分析、低温测试与烘干验证、迁移物质分析对比,确定了迁移现象中的迁移物质,同时分别取证环境温度、湿度、芯片表面污染物以及器件局部结构与此迁移现象的关联性,以此提出了迁移机理假说,为在不同的诱发条件下对此迁移机理进行确认和量化研究提供指导. Experiments have been carried out on to study a phenomenon of aluminum migration across a 50 micron semi-insulation gap on the die surface of a power silicon transistor under a high-intensity electric field,which is manufactured using a typical planar process with aluminum as the metallization material.After physical observation and analysis by opening cap,testing at low temperature and validation by drying and analysis and comparison of composition in the migration,the chemical composition of the substances involved in the migration process was verified.Then the correlation between the migration process and environmental conditions of temperature and humidity,contaminants on the die surface as well as local structure of transistor were identified respectively.Based on the experiment results obtained in this study,a hypothesis was made on the mechanism of this migration phenomenon.The analysis provides direction for verification and quantization of the migration mechanism under different induced conditions.
出处 《北京航空航天大学学报》 EI CAS CSCD 北大核心 2011年第12期1515-1518,共4页 Journal of Beijing University of Aeronautics and Astronautics
基金 总装预研基金资助项目(9140A27020210JB1404)
关键词 铝迁移 功率型半导体晶体管 平面工艺 掺氧半绝缘多晶硅 实验研究 aluminum migration power silicon transistor planar process semi-insulating polycrystalline silicon(SIPOS) experimental study
  • 相关文献

参考文献7

  • 1Xie Jingsong, He Jingjing, McCluskey Patrick. Aluminum migration on the die surfaces of a power transistor in high-intensity electric fields [ C ]//Proceedings of the 40th International Symposium on Microelectronics. San Jose : IMAPS,2007.
  • 2Michael L, Korwin-Pawlowski, Guillot Jean Michel, et al. Planar P-N junction semiconductor structure with muhilayer passivation:United States,5677562 [ P]. 1997-10-14.
  • 3Michael Bairanzade. Application note AN1628/D understanding power transistors breakdown parameters [ EB/OL ]. Denver, CO : Motorola Literature Distribution, 1997 [ 2010-10-18 ]. http://www, eetasia, corn/ART _ 8800068404 _499501 _ AN _ fO1 d6f08. HTM.
  • 4Mimura A, Oohayashi M, Murakami S, et al. High-voltage planar structure using SiO2-SIPOS-SiO2 Film [ J]. IEEE Electron Device Letters,1985,6 (4) :189-191.
  • 5J-STD-020C Moisture/reflow sensitivity classification for nonhermetic solid state surface mount devices[ S].
  • 6Chung S K. Analytic model for field-plate-edge breakdown of planar devices terminated with field plate and semiresistive layer[C]//lEE Proceedings on Science, Measurement and Technology. Stevenage : 1ET,2004 : 21-24.
  • 7Stoc kmeier T,Lilja K. SIPOS-passivation for high voltage power devices with planar junction termination [ C ]//Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs. Baltimore : IEEE, 1991 : 145-148.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部