期刊文献+

一种PMOS管传输型高效电荷泵电路设计 被引量:1

Design of a High Performance Charge Pump by Taking PMOS Transistors as Switch Transistors
下载PDF
导出
摘要 设计了一种基于传统Dickson结构的PMOS管传输型电荷泵电路。电路通过衬底电位跟随器实现PMOS管传输,避免了传输过程中阈值电压损失;通过电阻分压反馈网络、控制振荡器输出达到稳压的目的;在电荷泵不工作时,各个子电路关断,实现低功耗设计。仿真结果表明,电路效率高,上电时间短,纹波小;采用SMIC 0.18μm工艺流片,电路达到设计要求,输出高压稳定,驱动能力强,在1M EEPROM电路芯片中得到实际应用。 A new charge pump was presented. The threshold voltage loss was avoided by taking PMOS transistors as switch transistors. By a resistor feedback loop, the output voltage was regulated via controlling the oscillation when charge pump didn't work, every sub-circuit was cut off to realize low power. Simulation results showed that the new charge pumps had high performance, shorter start up time and small voltage ripple. This circuit had been realized in the SMIC 0. 18 μm CMOS technology and reached the design request. The output voltage was steadv-going and had a strong drive-power. It was actually used in 1 M EEPROM chip normally.
作者 李珂 郭晓宇
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2012年第1期95-99,共5页 Research & Progress of SSE
关键词 电荷泵 衬底电位调制 P沟道金属氧化物半导体晶体管 charge pump voltage adjust PMOS transistor
  • 相关文献

参考文献6

二级参考文献19

  • 1Bayer E,Schmeller H.Charge pump with active cycle regulation-closing the gap between linear and skip modes[C].31st IEEE Annual Power Electronics Specialists Conference 2000(PESC),Galway Ireland,2006:1497-1502.
  • 2Ma Dongsheng.Robust multiple-phase switched capacitor DC-DC converter with digital interleaving regulation Scheme[C].IEEE/ACM International Symposium on Low Power Electronics and Design(ISLPED),Germany,2006:400-405.
  • 3National Semiconductor Corporation.LM2770 datasheet[R].DEC,2004.
  • 4Chung H S,Hui S Y,Tang S C.Development of amultistage current-controlled switched-capacitor stepdown DC-DC converter with continuous input current[J].IEEE Transactions on Circuits and Systems,2000,47(7):1017-1025.
  • 5Han Shiming,Wu Xiaobo.High-efficiency synchronous dual-output switched-capacitor DC-DC converter with digital state machine control[C].Proceedings of the 2007 International Symposium on Low Power Electronics and Design(ISLPED),Portland,2007:292-287.
  • 6Nakagome Y, Tanaka H, Takeuchi K, et al. An experimental 1.5-V 64-Mb DRAM[J]. IEEE Journal of Solid State Circuits, 1991, 26(4): 465-472.?A?A?A
  • 7Cho T B, Gray P R. A 10-bit, 20 MS/s, 35 mW pipeline A/D converter[C]. In: Custom Integrated Circuits Conference.Proceedings of the IEEE 1994. San Diego, CA USA: IEEE, 1994. 499-502.
  • 8Pierre F, Philippe D, Declercq M J. A new high efficiency CMOS voltage doubler[C]. In: Custom Integrated Circuits Conference. Proceedings of the IEEE 1997. Santa Clara, CA USA: IEEE, 1997. 256-262.
  • 9Pierre F, Philippe D, Declercq M J. A high-efficiency CMOS voltage doubler[J]. IEEE Journal of Solid-State Circuits, 1998, 33(3): 410-416.
  • 10Dickson J F. On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique[J]. IEEE Journal of Solid-State Circuits, 1976, 11(3): 374-378.

共引文献8

同被引文献1

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部