期刊文献+

锁相与频率合成课程的仿真与实验研究

Simulation and Experiment of the Course of PPL and Frequency Synthesizer
下载PDF
导出
摘要 介绍了锁相环的基本原理。为加深学生理解,利用电路仿真软件PSPICE实现了锁相与频率合成课程实验的仿真,并以一阶和二阶无源滤波器仿真实验为例介绍了其实现方法。给出了一种主流的电荷泵锁相环的三阶环路滤波器的设计方法,并对该环路滤波器进行了仿真及实验验证。通过利用PSPICE进行锁相环的仿真和对电荷泵锁相环的环路滤波器进行实际设计,可以有效地加深学生对课程的理解和掌握,并为学生实现电路的自主开发和设计提供一个平台。 The principle of PPL is presented in the paper, and how to use the circuit simulation software PSPICE to achieve simulation and experiment of the course of PPL and frequency synthesizer is introduced. Experiments of first order and second order passive filters show implementation methods. Meanwhile, a charge pump PLL's loop filter is designed, and simulation and experiments are presented. PPL simulation with PSPICE and design of a charge pump PLL's loop filter can effective help students' preview and review PPL experi- ments and can provide a platform for students to independently design circuit.
出处 《实验科学与技术》 2012年第1期67-68,83,共3页 Experiment Science and Technology
关键词 锁相环 PSPICE仿真软件 环路滤波器 电荷泵 PPL simulation software PSPICE loop filter charge pump
  • 相关文献

参考文献3

二级参考文献16

  • 1胡屏,邵仙鹤.OrCAD PSpice在电路课程教学中的应用[J].东北电力大学学报,2006,26(3):60-63. 被引量:7
  • 2童诗自,华成英.模拟电子技术基础[M].北京:高等教育出版社.2001.
  • 3康华光.电子技术基础模拟部分[M].北京:高等教育出版社,2001.
  • 4Kyoohyun L. A low-noise phase-lock loop design by loop bandwidth optimization[J]. IEEE Journal of Solid-State Circuits, 2000,35:807-815.
  • 5Rohde U L. Microwave and wireless synthesizers[M]. New York:John Wiley&Sons Inc,1997.
  • 6Park C H, Kim O, Kim B. A 1. 8-GHz self-calibrated phase locked loop with precise I/Q matching[J]. IEEE J. Solid-State Circuits, 2001,36:777-783.
  • 7Chen W Z,Chang J X, Hong Y J,et al. A 2-V 2.3/4.6-GHz du- al-band frequency synthesizer in 0.35-/spl mu/m digital CMOS Process[J]. IEEE Journal of Solid-State Circuits, 2004,39 : 234- 237.
  • 8Yuan J, SVvensson C. High-speed CMOS circuit technique[J]. IEEE Journal of Solid-State Circuits, 1989,24 .62-70.
  • 9Huang Q, Rogenmoser R. Speed optimization of edge-troggered CMOS circuits for ggahertz single phase clocks[J]. IEEE J. of Solid-State Circuits, 1996,31 : 456-465.
  • 10Toh Y, McNeill J A. Single-ended to differential converter for multiple-stage single-ended ring oscillators[J].IEEE Journal of Solid-State Circuits, 2003,38 . 141-145.

共引文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部