期刊文献+

基于错误模式和模型检验的静态代码分析方法 被引量:3

Static Code Analysis Method Based on Fault Mode and Model Check
下载PDF
导出
摘要 为提高程序编写的正确率,减少软件开发和维护开销,提出一种基于错误模式和模型检验的静态代码分析方法。该方法将C语言程序常见的错误模式以CTL公式表示,形成可扩展的CTL公式库,生成待检测程序的控制流图(CFG)后,将CFG抽象并转化为等价的Kripke结构,利用标号算法实现模型检验,由此验证程序的正确性。基于CoSy编译平台的实验结果表明,该方法能正确查找出程序中存在的错误模式,且具有良好的可扩展性。 In order to improve the procedure accuracy and reduce software development and maintenance costs, this paper proposes a static code analysis method based on fault mode and model check. Common C program fault modes are described as CTL formulas form, and an extendable CTL formula library is established. Control Flow Graph(CFG) is generated from testing procedure, and then converted into an equivalent Kripke structure. Labeling algorithm is used to realize model check, so that the procedure can be checked whether it is correct. Experiments based on CoSy compiler platform indicate that the method can correctly find out the fault modes in procedure with good scalability.
出处 《计算机工程》 CAS CSCD 2012年第6期47-49,共3页 Computer Engineering
基金 "核高基"重大专项"面向终端应用的高性能 低功耗嵌入式DSP"(2009ZX01034-001-002-003)
关键词 错误模式 模型检验 CTL公式 控制流图 KRIPKE结构 CoSy编译器平台 fault mode model check CTL formula Control Flow Graph(CFG) Kripke structure CoSy complier platform
  • 相关文献

参考文献4

  • 1Fehnker A, Huuck R, Jayet P, et al. Model Checking Software at Compile Time[C]//Proceedings of the 1st Joint IEEE/IFIP Symposium on Theoretical Aspects of Software Engineering. Washington D. C., USA: IEEE Computer Society, 2007.
  • 2Associated Compiler Experts. CCM1R Primer[Z]. 2008.
  • 3杨军,葛海通,郑飞君,严晓浪.一种形式化验证方法:模型检验[J].浙江大学学报(理学版),2006,33(4):403-407. 被引量:17
  • 4Cimatti A, Clarke E, Giunchiglia F, et al. NUSMV: A New Symbolic Model Checker[J]. International Journal on Software Tools for Technology Transfer, 2000, 2(4): 410-425.

二级参考文献10

  • 1KERN C,GREENSTREET M R.Formal verification in hardware design:a survey[J].ACM Transactions on Design Automation of Electronic Systems,1999,4 (2):123-128.
  • 2HU ALAN J.Formal hardware verification with BDDs:an introduction[C]//1997 IEEE Pacific Rim Conference on Communications,Computers,and Signal Processing.Victoria,Canada:IEEE Press,1997:677-682.
  • 3HUANG Shi-yu,CHENG Kwang-ting.Formal Equivalence Checking and Design Debugging[ M].Boston:Kluwer Academic Publishers,1998.
  • 4CLARKE E M,GRUMBERG O,PELED D A.Model Checking[M].Cambridge,Massachusetts:the MIT Press,2001.
  • 5CLARKE E M,EMERSON E A,SISTLA A P.Automatic verification of finite-state concurrent systems using temporal logic specification[J].ACM Transactions on Programming Languages and Systems,1986,8(2):244-263.
  • 6BRAYANT R E.Graph-based algorithms for boolean function manipulation[J].IEEE Transactions on Computer,1986,C-35:667-691.
  • 7BURCH J R,CLARKE E M,MCMILLAN K L,et al.Symbolic model checking:10^20 states and beyond[C] // Proceedings of the Fifth Annual IEEE Symposium on Logic in Computer Science.Philadelphia:IEEE Press,1990:428-439.
  • 8MCMILLAN K L.Symbolic Model Checking:An Approach to the State Explosion Problem[D].Pittsburgh:Carnegie Mellon University,1993.
  • 9EMERSON E A,CLARKE E M.Characterizing correctness properties of parallel programs using fixpoints[C]//Proceedings of the 7th Colloquium on Automata,Languages and Programming.London:Springer-Verlag Press,1980:169-181.
  • 10BRACE K S,RUDELL R L,BRAYANT R E.Efficient implementation of a BDD package[C]//Proceedings of the 27^th ACM/IEEE Design Automation Conference.Orlando,Florida:IEEE Press,1990:40-45.

共引文献16

同被引文献8

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部