2SHIMA A, WANG Y, TAIWAR S, et al. Ultra-shallow junction formation by non-melt laser spike annealing for 50 nm gate CMOS [ C ] // Proceedings of Symposium on VLSI Technology. Hawaii, USA, 2008: 174-175.
3CHONGYF, PEY KL, WEE ATS, etal. Annealing of ultra shallow p+/n junction by 248 nm excimer laser and rapid thermal processing with different preamorphiza- tion depths [ J ]. Applied Physics Letters , 2000, 76 (22): 3197-3199.
4CHEN M S, FANG Y K, JUANG F R, et al. A novel method to improve laser anneal worsened negative bias temperature instability in 40 nm CMOS technology [ J]. IEEE Transactions on Electron Devices, 2011, 58 (3) : 901 - 905.
5HE Y G, CHEN Y, YU G B, et al. Laser spike anneal macro & micro non-uniformity investigation using modula- ted optical reflectance and four-point-probe [ C] // Pro- ceedings of International Workshop on Junction Technolo- gy (IWJT). Shanghai , China, 2010: 1-4.
6WOOD R F, GILES G E. Macroscopic theory of pulsed- laser annealing. I. thermal transport and melting [ J ]. Physical Review: B, 1981, 23 (6): 2923.
7GAT A, GIBBONS J F, MAGEE T J, et al. Physical and electrical properties of laser-annealed ion-implanted silicon [J]. Applied Physics Letters , 1978, 32 (5) : 276-278.
