期刊文献+

用于生物医学成像的多通道流水线数字化电路设计

Design of Multi-channel Pipeline Digitization Circuit for Biomedical Imaging
下载PDF
导出
摘要 针对生物医学成像中前端读出电路多通道以及要求高速数字化的特点,设计了一个16通道的流水线数字化电路.整个电路由模拟多路选择器、单端转差分电路、8-bit 25Ms/s 1.5bit/stage流水线ADC以及数据输出模块组成.模数转换和数据输出在两相邻时间窗口内采用流水线方式进行.电路采用TSMC 0.18μm mixed signalCMOS工艺实现.电路仿真结果表明,流水线ADC的DNL为-0.62/0.67LSB,INL为-0.39/0.72LSB,SNR为45.99dB,ENOB为6.03bit,该电路能够在两个相邻时间窗口内完成16通道的信号数字化并输出,满足系统设计要求. Based on the multi-channel and high-speed digitization features of front-end readout circuits for biomedical imaging,a 16-channel pipeline digitization circuits is designed.The whole circuits consist of analog multiplexer,single end to differential signal conversion circuit,8-bit 25-Msample/s pipeline ADC,and data output module.Analog-to-digital conversion and data output will be executed in the pipeline way.The circuit is designed in TSMC 0.18 μm mixed signal CMOS technology.Simulation results show that,pipeline ADC has-0.62/0.67 LSB DNL,-0.39/0.72 LSB INL,45.99 dB SNR,and 6.03 bit ENOB.The designed circuits can accomplish the digitization and output of 16-channel analog signals within two adjacent timing windows,satisfying the performance requirements of the system.
出处 《微电子学与计算机》 CSCD 北大核心 2012年第4期26-31,共6页 Microelectronics & Computer
基金 国家自然科学基金(60972157) 国家自然科学基金青年科学基金(61101190) 西北工业大学研究生创业种子基金(Z2011120)
关键词 生物医学成像 多通道 流水线ADC 存储与输出策略 biomedical imaging multi-channel pipeline ADC storage and output strategy
  • 相关文献

参考文献2

二级参考文献11

  • 1谭珺,唐长文,闵昊.一种100MHz采样频率C MOS采样/保持电路[J].微电子学,2006,36(1):90-93. 被引量:9
  • 2黄飞鹏,黄煜梅,方杰,洪志良.一种适合于高速、高精度ADC的采样/保持电路[J].复旦学报(自然科学版),2006,45(1):58-62. 被引量:2
  • 3Patrick J Quinn,Arthur H M van Roermund.Accura-cy limitations of pipelined ADCs[C].IEEE Interna-tional Symposium on Circuits and Systems,2005:1956-1959.
  • 4Cho T B,Gray P R.A 10b,20 Msample/s,35mw pipeline A/D converter[J].IEEE J Solid-state Cir-cuits,1995,30(3):166-172.
  • 5Stephen H Lewis,H Scott Fetterman,George F Gross,et al.A 10-b 20-Msamples/s analog-to-digital converter[J].IEEE J Solid-state Circuits,1992,27(3):351-358.
  • 6Terje Nortvedt Andersen,Bjornar Hernes,Atle Briskemyr,et al.A cost efficient high-speed 12-bit pipeline ADC in 0.18μm digital CMOS[J].IEEE J Solid-state Circuits,2005,40(7):1506-1513.
  • 7Abo A M,Gray P R.A 1.5-V,10-bit,14.3-MS/s CMOS pipeline analog-to-digital converter[J].IEEE JSSC,1999,34(5):599-606
  • 8Waltari M E,Halonen K A L.Circuit techniques for lowvoltage and high-speed A/D converters[M].Dordrecht,Netherlands.Kluwer Academic Publisher,2002
  • 9Fayomy,Roberts G W,Sawan M.Low-voltagn CMOS analog bootstrapped switch for sample-and-hold circuit:design and chip characterization[J].IEEE Proc.Int.Symp.Circuits and Systems,2005,3:2200-2203
  • 10Ahmadi M.A new modeling and optimization of gainboosted cascode amplifier for bigh-speed and low-voltage applications[J].IEEE Tran.Circuit Syst.Ⅱ,2006,53(3):169-173

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部