期刊文献+

增强型等离子体耦合干法刻蚀条件对PR胶灰化的影响 被引量:7

Effects of PR Ashing in Process of Enhanced Capacitive Coupled Plasma Etch
下载PDF
导出
摘要 通过改变压力、O2和SF6的流量研究干法刻蚀增强型阴极等离子耦合模式下对PR胶灰化速率、均匀性、H/V比值的影响。研究结果表明:在一定范围内随着压力的不断增大,PR的刻蚀速率逐渐增大,同时刻蚀的均匀性也逐渐变好,H/V逐渐变大;增加单组分SF6流量时刻蚀率和H/V比值均先增大后减小,而刻蚀均匀度数值有先减小后增大的趋势;增加单组分O2流量时PR灰化速率变化不明显,但刻蚀的均匀性逐渐变好,H/V比值先增大后减小;当O2和SF6的流量比例不变时,同时增加O2和SF6流量,PR灰化速率会先增加后减小,均匀性数值和H/V比值先减小后增大。 The effects on the PR ashing rate,uniformity and H/V ratio were researched in process of ECCP dry etch model when the gas flow rate and pressure changed.The results show that PR ashing rate and the value of H/V would enlarge with the increasing pressure in a certain range.At the same time the uniformity also gradually changed for the better.The ashing rate would first increase and then decrease when the SF6 flow rate increased.But in this time the value of H/V had one contrary law.The PR ashing rate did not change significantly but the value of uniformity became smaller gradually when increased the O2 flow rate only.When the flow rate of SF6 and O2 increased but had one constant low proportion,the etching rate of PR increased first and then decreased,the uniformity and H/V ratio had one opposite change.
出处 《液晶与显示》 CAS CSCD 北大核心 2012年第2期204-207,共4页 Chinese Journal of Liquid Crystals and Displays
关键词 干法刻蚀 增强型阴极等离子耦合 PR灰化速率 dry etch enhanced capacitive coupled plasma PR ashing rate
  • 相关文献

参考文献5

二级参考文献18

  • 1张光华,晏继文.a-Si:H薄膜的表面缺陷研究[J].太阳能学报,1994,15(3):284-289. 被引量:1
  • 2金奉柱,崔瑩石,劉聖烈,張炳鉉,柳在一,李禹奉,李貞烈.利用CF_4等离子体制作高开口率TFT-LCD(英文)[J].液晶与显示,2006,21(5):409-413. 被引量:3
  • 3汪梅林,汪永安.化学干法刻蚀在TFT-LCD工艺中的应用[J].现代显示,2006(12):61-63. 被引量:2
  • 4丁晖,徐重阳,邹雪城,张少强.PECVD a-Si:H薄膜对TFT有源矩阵性能的影响及其淀积工艺研究[J].光电子技术,1997,17(1):28-32. 被引量:7
  • 5应根裕 胡文波 邱勇.平板显示技术[M].北京:人民邮电出版社,2003.393-404.
  • 6A.Picard I,G.Turban.Plasma Etching of Refractory Metals(W,Mo,Ta)and Silicon in SF6 and SF6-OAn Analysis of the Reaction Products.Plasma Chemistry and Plasma Processing,1985,5(4).
  • 7Kim C W,Jeong C O, Song H S, et al. Pure Al and Al-alloy gate-line processes in TFT-LCDs[J].SID Symposium Digest of Technical Paper, 1996,22(2) :1-5.
  • 8Fryer P M, Colgan E C, Galligan E, et al. A six-mask TFT-LCD process using copper gate metallurgy [J]. SID Symposium Digest of Technical Paper, 1996,22 (1): 1-4.
  • 9Song Jean H, Kwon D J, Kim S G, et al. Advanced four-mask process architecture for the a-Si TFT array manufacturing method [J].SID Symposium Digest of Technical Paper, 2000, 42(2):1011- 1013.
  • 10Kim C W, Park Y B, Kong H S, et al. A novel four-mask count process architecture for TFT LCDs [J]. SID Symposium Digest of Technical Paper, 2000, 42(1):1006- 1009.

共引文献17

同被引文献33

引证文献7

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部