期刊文献+

一种基于轮流扫描捕获的低功耗低费用BIST方法

A Low-Power and Low-Cost BIST Scheme Based on Capture in Turn of Sub-Scan Chains
下载PDF
导出
摘要 过高的测试功耗和过长的测试应用时间是基于伪随机内建自测试(BIST)的扫描测试所面临的两大主要问题.提出了一种基于扫描子链轮流扫描捕获的BIST方法.在提出的方法中,每条扫描链被划分成N(N>1)条子链,使用扫描链阻塞技术,同一时刻每条扫描链中只有一条扫描子链活跃,扫描子链轮流进行扫描和捕获,有效地降低了扫描移位和响应捕获期间扫描单元的翻转频率.同时,为检测抗随机故障提出了一种适用于所提出测试方法的线性反馈移位寄存器(LFSR)种子产生算法.在ISCAS89基准电路上进行的实验表明,提出的方案不但降低约(N-1)?N的平均功耗和峰值功耗,而且显著地减少随机测试的测试应用时间和LFSR重播种的种子存储量. Scan-based pseudo-random BIST is currently one of the most popular structured design-for-testability(DFT) methodologies in very large scale integrated circuit test.However,excessive power dissipation and prohibitively long test time are two serious issues in this testing approach.Recently,various techniques have been proposed to address one of these issues.But few of them can deal with the two issues simultaneously.In this paper,a new scan-based BIST scheme,namely BIST scheme based on capture in turn of sub-scan chains(BCIT),is proposed.In this scheme,each scan chain is divided into N(N1) sub-chains.During test,using scan chain disabling technique,all sub-chains in a scan chain are active in turn in both scan shift and capture cycles,i.e.only one sub-chain is active at a time.Thus,the switching activities in the scan cells can be limited to a low level.To detect random pattern resistant faults,an algorithm of LFSR seed generation,which is compatible with the proposed test scheme,is presented as well.Experimental results on ISCAS'89 benchmark circuits show that compared with the conventional BIST scheme,the proposed strategy can achieve not only about(N-1) N reductions of average and peak power,but also significant reduction of test application time and seed storage for LFSR reseeding.
出处 《计算机研究与发展》 EI CSCD 北大核心 2012年第4期864-872,共9页 Journal of Computer Research and Development
基金 国家自然科学基金项目(60673085 60773207) 中国科学院计算机系统结构重点实验室开放课题基金项目
关键词 内建自测试 全扫描测试 可测性设计 低功耗测试 低成本测试 LFSR重播种 built-in self test full scan testing design for testability low power testing low cost test LFSR reseeding
  • 相关文献

参考文献16

  • 1Xiang Dong,Zhao Yang,Chakrabarty K. A reconfigurable scan architecture with weighted scan-enable signals for deterministic BIST[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2008,(06):999-1012.
  • 2Tsai H C,Cheng K T,Bhawmik S. On improving test quality of scan-based BIST[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2000,(08):928-938.
  • 3Mitrajit C,Pradhan D K. A BIST pattern generator design for near-perfect fault coverage[J].IEEE Transaction on Computer,2003,(12):1543-1558.
  • 4Xiang Dong,Chen Mingjing,Sun Jiangguang. Improving test effectiveness of scan-based BIST by scan chain partitioning[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2005,(06):916-927.
  • 5Bardell P H,McAnney W H,Savir J. Built-in test for VLSI:Pseudorandom Techniques[M].New York:wiley,1987.
  • 6Saxena J,Butler K M,Jayaram V B. A case study of IR-drop in structured at-speed testing[A].Piscataway,NJ:IEEE,2003.1098-1104.
  • 7Girard P. Survey of low-power testing of VLSI circuits[J].IEEE Design and Test of Computers,2002,(03):82-92.
  • 8Zoellin C,Wunderlich H J,Maeding N. BIST power reduction using scan-chain disable in the cell processor[A].Piscataway,NJ:IEEE,2006.1-8.
  • 9Elm M,Wunderlich H J,Imhof M E. Scan chain clustering for test power reduction[A].New York:ACM,2008.828-833.
  • 10王伟,韩银和,胡瑜,李晓维,张佑生.一种有效的低功耗扫描测试结构——PowerCut[J].计算机研究与发展,2007,44(3):473-478. 被引量:10

二级参考文献14

  • 1Y Zorian.A distributed BIST control scheme for complex VLSI devices[C].In:Proc of the IEEE VLSI Test Symposium.Los Alamitos,CA:IEEE Computer Society Press,1993.4-9
  • 2S Gerstendrfer,et al.Minimized power consumption for scan-based BIST[C].In:Proc of the IEEE Int'l Test Conf (ITC).Los Alamitos,CA:IEEE Computer Society Press,1999.77-84
  • 3J Kao,S Narendra,A Chandrakasan.Subthreshold leakage modeling and reduction techniques[C].In:Proc of the IEEE/ACM Int'l Conf on Computer-Aided Design (ICCAD).New York:ACM Press,2002.141-148
  • 4K M Butler,J Saxena,T Fryars,et al.Minimizing power consumption in scan testing:Pattern generation and DFT techniques[C].In:Proc of the IEEE Int'l Test Conf (ITC).Los Alamitos,CA:IEEE Computer Society Press,2004.355-364
  • 5P M Rosinger,B M Al-Hashimi,N Nicolici.Scan architectqure for shift and capture cycle power reduction[C].IEEE Int'l Symp on Defect and Fault Tolerance in VLSI Systems (DFT),Vancouver,BC,Canada,2002
  • 6O Sinanoglu,A Orailoglu.Scan power minimization through stimulus and response transformations[C].IEEE Design,Automation and Test in Europe Conf and Exhibition (DATE),Paris,France,2004
  • 7M L Bushnell,V D Agarwal.Essentials of Electronic Testing for Digital,Memory,and Mixed-signal VLSI Circuits[M].Amsterdam,Netherlands:Kluwer Academic Publishers,2000
  • 8X Zhang,K Roy.Power reduction in test-per-scan BIST[C].IEEE Int'l On-Line Testing Workshop,Palma de Mallorca,Spain,2000
  • 9S Bhunia,H Mahmoodi,D Ghosh,et al.Low-power scan design using first-level supply gating[J].IEEE Trans on Very Large Scale Integration Systems,2005,13(3):384-395
  • 10K Roy,S Mukhopadhyay,H Mahmoodi.Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits[J].Proceeding of the IEEE,2003,91 (2):305 -327

共引文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部