期刊文献+

基于人工蜂群算法的低能耗高性能NoC映射 被引量:5

Artificial bee colony based low-energy consumption high-performance mapping in NoC
下载PDF
导出
摘要 针对网格型拓扑网络中心容易产生热点及高能耗问题,通过分析片上网络(NoC)结构,建立低能耗高性能多目标映射模型,提出了基于人工蜂群的IP核映射算法进行多目标求解.该算法通过模拟不同蜜蜂的操作以分别获取低能耗和流量均衡的映射解集,并采用交集选优策略完成最优映射的选取.仿真结果表明,相比现有算法,提出的映射算法不仅可以快速完成IP核到网络节点的映射,而且产生的映射结果在能耗、时延和流量均衡方面具有优势. In order to overcome the hotspot problem in the center of the mesh network and high energy consumption,an Artificial Bee Colony(ABC) based mapping algorithm is proposed to solve the low-energy consumption high-performance mapping mode,which is set up by the analysis of the Network-on-Chip(NoC) architecture.The algorithm can lead to a low energy consumption and balanced traffic optimal mapping set by simulating the operations of different bees.The result can be achieved by selecting the optimal mapping from the intersection of the solution set.Simulation results show that the proposed mapping not only accomplishes the mapping from the IP core to node at a fast rate,but also has better performance in energy consumption,latency and traffic balance.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2012年第2期114-119,共6页 Journal of Xidian University
基金 国家自然科学基金资助项目(60803038,60725415,61070046) 中央高校基本业务费资助项目(K50510010010) 高等学校学科创新引智计划资助项目(B08038) 国家重点实验室专项基金资助项目(ISN1104001) 中兴产学研资助项目
关键词 片上网络 面向应用 映射优化 network-on-chip application specific mapping optimization
  • 相关文献

参考文献14

  • 1Benini L,De Micheli G. Networks on Chips:a New SoC Paradigm[J].Computer,2002,(01):70-78.
  • 2刘毅,杨银堂,周东红.一种面向片上网络的多时钟路由器设计[J].西安电子科技大学学报,2011,38(2):146-150. 被引量:6
  • 3Ogras U Y,Hu J,Marculescu R. Key Research Problems in NoC Design:a Holistic Perspective[A].Jersey City:IEEE,2005.69-74.
  • 4Hu J,Marculescu R. Energy-and Performance-aware Mapping for Regular NoC Architectures[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2005,(04):551-562.
  • 5Dong Yiping,Wang Yang,Lin Zhen. High Performance and lOw Latency Mapping for Neural Network into Network on Chip Architecture[A].Changsha:IEEE,2009.891-894.
  • 6Marcon C,Borin A,Susin A. Time and Energy Efficient Mapping of Embedded Applications onto NoCs[A].Shanghai:ACM,2005.33-38.
  • 7Morgan A A,Elmiligi H,El-Kharashi M W. Multi-objective Optimization for Networks-on-Chip Architectures Using Genetic Algorithms[A].Paris:IEEE,2010.3725-3728.
  • 8Karaboga D,Basturk B. On the Performance of Artificial Bee Colony (ABC) Algorithm[J].Applied Soft Computing Journal,2008,(01):687-697.
  • 9Hu J,Marculescu R. Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures[A].Munich:IEEE,2003.688-693.
  • 10周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14

二级参考文献36

  • 1Rostislav D, Vishnyakov V, Friedman, et al. An Asynchronous Router for Multiple Service Levels Networks on chip [ C]// Proceedings of the 11 th IEEE International Symposium on Asynchronous Circuits and Systems. New York: IEEE CS Press, 2005: 44-53.
  • 2Asghari S A, Pedram H, Khademi M. A Flexible Design of Network on Chip Router based on Handshaking Communication Mechanism [ C] //Proceedings of the 14'h International CSI Computer Conference. Tehran: IEEE CS Press, 2009: 225-230.
  • 3Arun J. Networks-on-Chip Based High Performance Communication Architectures for FPGAs [ D]. Ohio: Univ of Cincinnati 2008.
  • 4Lu Z, Jantsch A. Admitting and Ejecting Flits in Wormhole-Switched Network on Chip [ J]. IET Computer &Digital Techniques, 2007, 1(5) : 546-556.
  • 5Cumings C E. Simulation and Synthesis Techniques for Asynchronous FIFO Design[ C/OL]. [ 2010-9-6]. http://www, sunburst- design, corn/papers/.
  • 6Apperson R W, Zhiyi Y, Meeuwsen M J, et al. A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains [ J]. IEEE Trans on VLSI Systems, 2007, 15( 10): 1125-1134.
  • 7Samman F A, Hollstein T, Glesner M. Flexible Parallel Pipeline Network-on-chip Based on Dynamic Packet Identity Management [ C]//Proceedings of the 2008 IEEE International Parallel & Distributed Processing Symposium. New Jersey: IEEE, 2008: 1-8.
  • 8J S Kim,M B Taylor,J Miller et al.Energy characterization of a tiled architecture processor with on-chip networks[C].In:Proc of the International Symposium on Low Power Electronics and Design,2003: 424-427.
  • 9D Shin,J Kim.Power-aware communication optimization for networks-on-chips with voltage scalable links[C].In:CODES+ISSS 04, 2004-09:8-10.
  • 10S Sahni,T Gonzales.P-complete approximation problems[J].J ACM,1976;23:555-565.

共引文献18

同被引文献74

  • 1彭勇,施宁,林浒.佳点集遗传算法及其在PID控制中的应用[J].计算机应用研究,2009,26(2):524-526. 被引量:5
  • 2Bjerregaard T, Mahadevan S.A survey of research and practices of network-on-chip[J].ACM Computing Surveys, 2006,38(1 ) : 1-51.
  • 3Hu J,Marculescu R.Energy and performance-aware map- ping for regular NoC architectures[J].Computer-Aided Design of Integrated Circuits and Systems,2005,24(4): 551-562.
  • 4Marculescu R,Ogras U Y,Peh L S,et al.Outstanding re- search problems in NoC design: system, microarchitec- ture,and circuit perspectives[J].IEEE Trans on Computer- Aided Design of Integrated Circuits and Systems,2009, 28(1 ) :3-21.
  • 5Kikpatrick S, Gelatt C D, Vecchi M EOptimization by simulated annealing[J].Science, 1983,220 (4598) :671-680.
  • 6Wang L, Ling X.Energy and latency aware NoC map- ping based on chaos discrete particle swarm optimiza- tion[C]//Proceedings of Communications and Mobile Computing 2010.Shenzhen: IEEE Computer Society Press, 2010 : 263 -268.
  • 7Tang Lei, Kumar S.A two-step genetic algorithm for mapping task graphs to a network on chip architecture[C]// Euromicro Symposium on Digital Systems Design (DSD' 03),2003: 180-187.
  • 8Moein-Darbari F, Khademzade A, Gharooni-Fard G.CG- MAP: a new approach to network-on-chip mapping problem[J].IEICE Electron Express, 2009,6 ( 1 ) : 27-34.
  • 9Morgan A A,Elmiligi H,E1-Kharashi M W,et al.Multi- objective optimization of NoC standard architectures using genetic algorithms[C]//IEEE International Sympo- sium on Signal Processing and Information Technology(ISSPIT),2010:85-90.
  • 10Marcon C A M,Moreno E I,Calazans N L V, et al. Comparison of network-on-chip mapping algorithms targeting low energy consumption[J].Computers & Dig- ital Techniques,2008,2(6) :471-482.

引证文献5

二级引证文献19

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部