期刊文献+

基于区间模型的一级指令Cache缺失损失分析

Analysis of L1 I-Cache Miss Penalty Based on Interval Model
下载PDF
导出
摘要 一级指令Cache的平均缺失损失被量化为下一级存储系统的访问时间,在进行处理器性能瓶颈分析中简单的量化会引起较大的误差。针对该问题,应用区间模型分析影响一级指令Cache平均缺失损失的前端因素,并用模拟实验进行分析研究,结果表明,除下一级存储系统的访问时间外,取指带宽、取指队列的大小、一级指令Cache缺失率及程序特性,会对一级指令Cache平均缺失损失产生影响。 The average penalty of Level 1 Instruction Cache(L1 I-Cache) is simply quantified for the next level storage access time,this simple quantitative introduces large errors during analysis of performance bottlenecks.Aiming at the problem,this paper uses interval model to analyze what are the front-end factors that impact on the average penalty,and validate the analytical results through simulation experiments.Result shows that in addition to the next level of cache or main memory access time,fetch bandwidth,the size of the fetch queue,the L1 I-cache miss rate,the branch misprediction rate and the program characteristic can impact on the average of L1 I-Cache miss penalty.
出处 《计算机工程》 CAS CSCD 2012年第7期273-275,278,共4页 Computer Engineering
关键词 超标量处理器 一级指令Cache 缺失损失 区间模型 superscalar processor Level 1 Instruction Cache(L1 I-Cache) miss penalty interval model
  • 相关文献

参考文献6

  • 1Eyerman S. Analytical Performance Analysis and Modeling of Superscalar and Multi-threaded Processors[D].Ghent,Belgium:Ghent University,2008.
  • 2Karkhanis T,Smith J E. A First-order Superscalar Processor Model[A].IEEE Press,2004.338-349.
  • 3潘琢金,郑彩平,杨华.流水线前端资源分配及其性能影响研究[J].计算机工程,2010,36(14):275-277. 被引量:2
  • 4Binkert N L,Dreslinski R G. The M5 Simulator:Modeling Networked Systems[J].IEEE Micro,2006,(04):52-60.
  • 5Eyerman S,Smith J E,Eeckhout L. Characterizing the Branch Misprediction Penalty[A].IEEE Press,2006.
  • 6Fields B,Bodik R,Hill M. Using Interaction Cost for Microarchitectural Bottleneck Analysis[A].IEEE Press,2003.228-242.

二级参考文献3

  • 1Tullsen D M,Eggers S J,Levy H M.Simultaneous Multithreading:Maximizing On-chip Parallelism[C] //Proceedings of the 22nd Annual International Symposium on Computer Architecture.Santa Margherita Ligure,Italy:ACM Press,1995:392-403.
  • 2Henning J L.SPEC CPU2000:Measuring CPU Performance in the New Millennium[J] ,Computer,2000,33(7):28-35.
  • 3杨华,崔刚,吴智博,刘宏伟.CMT模拟器的设计与实现[J].计算机工程,2007,33(19):251-252. 被引量:1

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部