摘要
有限域的运算是密码学的基础,而在有限域的运算中模乘运算是核心运算之一。为此,分析了模乘运算的原理及特点,使用Verilog HDL设计模乘电路,通过FPGA实现了基于有限域的模乘运算。电路应用双沿寄存器结构,并且规模小、速度快、功耗低能实现有限域通用模乘运算对加密算法的硬件实现具有实际价值。
The finite field arithmetic is the base of cryptography and modular multiplication is one of core operations. Based on analysis of finite field modular multiplication, the authors design a modular multiplication circuit in Verilog HDL, and its modular multiplication is realized by FPGA in finite fields. The circuit uses double-edge-triggered register, and realizes small-scale, low power consumption and high speed. It implements modular multiplication to reduce its scale and it has practical value for hardware implementation of encoding algorithm.
出处
《计算机时代》
2012年第4期21-23,共3页
Computer Era
基金
国家自然基金(60703071)
安徽省优秀青年科技基金项目(08040106806)
安徽省自然科学基金(070412043)
关键词
有限域
模乘
模2运算
硬件设计
finite fields
modular multiplication
modular 2 arithmetic
hardware design