期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

流水线模数转换器设计 被引量：2

Design of a 14 bit 125 MS/s pipelined A/D converter
下载PDF
导出
摘要 设计了一款14位、125MS/s流水线模数转换器(ADC)。通过前端采样/保持电路(SHA)消除对输入信号采样的孔径误差,采用4位结构的首级转换电路提高ADC线性性能,设计了带输入缓冲的栅压自举开关以缓解首级转换电路输入采样开关中自举电容对SHA的负载效应,流水线ADC级间通过逐级按比例缩减策略使功耗得到节省。该设计采用0.18μm 1P5MCMOS工艺,ADC版图面积2.3 mm×1.4 mm。Spectre后仿真结果显示,采样频率125 MHz、输入信号在接近Nyquist频率(61MHz)处时信号噪声畸变比(SNDR)和无杂散动态范围(SFDR)可分别达到75.7 dB和85.9 dB。在1.8V电源电压下,ADC核心部分功耗为263 mW。 The design of a 14 bit,125MS/s pipelined analog-to-digital converter（ADC） is presented.A front-end sample-and-hold amplifier circuit（SHA） is used to eliminate the aperture error introduced by input signal sampling.A 4 bit first stage circuit is designed to improve the ADC linearity.Bootstrapping structure with a buffer is proposed to prevent the large bootstrap capacitance from loading the front-end SHA.Stage-scaling is employed in the pipelined ADC to achieve power reduction.This design is based on 0.18μm 1P5M CMOS process and the layout area of the ADC core is 2.3mm×1.4mm.Post simulation by Spectre shows that signal to noise and distortion ratio（SNDR） and spurious free dynamic range（SFDR） achieve 75.7dB and 85.9dB,respectively,with input signal near Nyquist frequency（61MHz）,at 125MHz sampling frequency.Under 1.8V supply voltage,power dissipation of the ADC core is 263mW.
作者 张睿 尹勇生
机构地区 合肥工业大学电气与自动化工程学院
出处 《电子测量与仪器学报》 CSCD 2012年第3期223-228,共6页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金资助项目(61076026)
关键词 流水线ADC 栅压自举开关 级间按比例缩减 pipelined ADC bootstrapped switch stage scaling down
分类号 TN402 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献12

  • 1储飞黄,杨景曙,黄崧.一种ADC器件误差的校准方法及性能分析[J].电子测量与仪器学报,2004,18(1):61-65. 被引量：2
  • 2ARTHUR H M,VAN ROERMUND,HERMAN CASIER,MICHIEL STEYAERT.Analog circuit design,smart dataconverters,filters on chip,multimode transmitters[M].Springer,2009.
  • 3BYUNG-MOO MIN,PETER KIM,FREDERICK W.BOWMAN,et al.A 69-mW 10-bit 80-Msample/s pipe-lined CMOS ADC[J].IEEE J.Solid-State Circuits,2003,38(12):2031-2039.
  • 4LI J,ZENG X Y,XIE L,et al.A 1.8-V 22-mW 10-bit30-MS/s pipelined CMOS ADC for low-power sub-samplingapplications[J].IEEE J.Solid-State Circuits,2008,43(2):321-329.
  • 5CHANG D Y.Design techniques for a pipelined ADCwithout using a front-end sample-and-hold amplifier[J].IEEE Trans.Circuits Syst.I:Reg.Papers.2004,51(11):2123-2132.
  • 6JEON Y D,LEE S C,KIM K D,et al.A 4.7mW0.32mm2 10 b 30 MS/s pipelined ADC without afront-end S/H in 90nm CMOS[C].ISSCC Dig.Tech.Papers,2007:456-457.
  • 7王晋雄,刘力源,李冬梅.一种高线性度14位40MS/s流水线A/D转换器[J].微电子学,2010,40(6):765-769. 被引量：2
  • 8CHIU Y,GRAY P R,NIKOLIC B.A 14-b 12-MS/sCMOS pipeline ADC with over 100-dB SFDR[J].IEEEJ.Solid-State Circuits,2004,39(12):2139-2151.
  • 9YANG W H,DAN K L,IURI M,et al.A 3-V 340-mW14-b 75-Msample/s CMOS ADC with 85-dB SFDR atNyquist input[J].IEEE J.Solid-State Circuits,2001,36(12):1931-1936.
  • 10CLINE D W,GRAY P R.A power optimized 13-b 5Msamples/s pipelined analog-to-digital converter in 1.2μm CMOS[J].IEEE J.Solid-State Circuits,1996,31(3):294-303.

二级参考文献31

  • 1Texas Instruments.Medical Applications Guide[EB/OL].http://www.ti.com/medical,2009.
  • 2YANG W H,KELLY D,MEHR I,et al.A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input[J].IEEE J Sol Sta Circ,2001,36(12):1931-1936.
  • 3MEHR I,SINGER L.A 55-mW,10-bit,40-M sample/s Nyquist-rate CMOS ADC[J].IEEE J Sol Sta Circ,2000,35(3):318-325.
  • 4SINGH P N,KUMAR A,DEBNATH C,et al.20 mW,125 MSPS,10 bit pipelined ADC in 65 nm standard digital CMOS process[C] // CICC Dig Tech Papers.San Jose,CA,USA.2007:189-192.
  • 5BARDSLEY S,DILLON C,KUMMARAGUNTLA R,et al.A 100-dB SFDR 80-MS/s 14-bit 0.35-μm BiCMOS pipeline ADC[J].IEEE J Sol Sta Circ,2006,41(9):2144-2153.
  • 6AHMED M A,DILLON A C,SNEED R,et al.A 14-bit 125 MS/s IF/RF sampling pipelined ADC with 100 dB SFDR and 50 fs jitter[J].IEEE J Sol Sta Circ,2006,41(8):1846-1855.
  • 7LEE B-G,MIN B-M,MANGANARO G,et al.14 b 100 MS/s pipelined ADC with a merged SHA and first MDAC[J].IEEE J Sol Sta Circ,2008,43(12):2613-2619.
  • 8MIN B-M,KIM P,BOWMAN F W,et al.A 69-mW 10-bit 80-MS/s pipelined CMOS ADC[J].IEEE J Sol Sta Circ,2003,38(12):2031-2039.
  • 9VAN DER PLOEG H,HOOGZAAD G,TERMEER H A H,et al.A 2.5-V 12-b 54-Msample 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration[J].IEEE J Sol Sta Circ,2001,36(12):1859-1867.
  • 10ANDERSEN T,HERNES B,BRISKEMYR A,et al.A cost-efficient high-speed 12-bit pipeline ADC in 0.18-μm digital CMOS solid-state circuits[J].IEEE J Sol Sta Circ,2005,40(7):1506-1513.

共引文献2

同被引文献22

  • 1张建强,冯建华,冯建科.基于自动测试系统的ADC测试开发[J].仪器仪表学报,2007,28(2):279-283. 被引量：16
  • 2GAO H, BALTUS. P, MENG Q. Low voltage comparator for high speed ADC [ C ]. 2010 International Symposium on Signals Systems and Electronics (ISSSE) ,2010:1-4.
  • 3MEZBAH, SHABER U, SIGNELL S. Fully differential gain boosted OTA design for pipeline D/A converter in 180nm technology [ J ]. Electronic, circuits and systems, 2005.
  • 4YANG Y, BINKLEY D M, LI C Z. Modeling and optimi- zation of fast-settling time gain-boosted cascode CMOS amplifiers [ C ]. IEEE Southeast Con 2010 ( Southeast Con). March 2010. :33-36.
  • 5VNEENT Q, PHILIPPE D, AIEXANDRE. A low-power 22-bit incremental ADC [ J ]. IEEE J. Solid-State Cir- cuits, 2006,41 (7) : 1562-1571.
  • 6MOBARAK M, ONABAJO M, SANCtIEZ-SINEN- CIO, et al. Attenuation predistortion linearization of CMOS OTAs with digital correction of process varia- tions in OTA-C filter applications [ J 3. IEEE Solid- State Circuits,2010,45 (2) :351-367.
  • 7LEWINSKI A J, SILVA-MARTINEZ J. A 30-MHz fifth order elliptic low-pass CMOS filter with 65-dB spurious free dynamic range [ J ]. IEEE Trans on Circuits and Systs-I Regular Papers,2007,54 (3) : 469-480.
  • 8CARVAJAL R G, GALAN J,TORRALBA A. A very lin- ear OTA with V-I conversion based on quasi-floating MOS resistor [ A ]. IEEE International Symposium on Circuits and Systems [ C ]. New Orleans, USA: 2007 : 473-476.
  • 9MOBARAK M, ONABAJO M. Attenuation-predistortion linearization of CMOS OTAs with digital correction of process variations in OTA-C filter applications [ J ]. IEEE Journal of Solid-State Circuits ,2010,45 (2) : 351- 365.
  • 10AnalogDevicesCorp.RF/IFIC选型指南.[EB/OL].http ://www. analog, com/zh/rfif-eomponents/ detectors/ad15511/products/product, html, 2012-1/ 2013-10.

引证文献2

二级引证文献4

电子测量与仪器学报
2012年 第3期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部