期刊文献+

一种2阶前馈方式Σ-Δ调制器 被引量:1

A 2^(nd)-Order Feed-Forward Σ-Δ Modulator
下载PDF
导出
摘要 详细论述了Σ-Δ调制器的工作原理,在此基础上设计了一种2阶前馈方式Σ-Δ调制器。分析了系统函数以及零极点的分布情况,确认了系统稳定性、信噪比、无杂散动态范围、有效位数等系统特性。采用行为级建模与仿真,验证了设计的正确性。性能测试表明,芯片的ADC通路可以很好地实现模拟信号向数字信号的转换,保证了电路的可靠性。 The principle of Σ-Δ modulator was described.A 2nd-order feed-forward Σ-Δ modulator was designed.The system function and zero pole distribution were analyzed to verify system characteristics,such as system stability,signal-to-noise ratio(SNR),spurious free dynamic range(SFDR) and effective number of bits(EOB).Behavioral modeling and simulation were made to validate the design.Test results showed that the circuit could realize conversion from analog signal to digital signal in the ADC path,which ensured reliability of the circuit.
出处 《微电子学》 CAS CSCD 北大核心 2012年第2期191-194,共4页 Microelectronics
关键词 Σ-Δ调制器 前馈设计 噪声整形 Σ-Δ modulator Feed-forward design Noise shaping
  • 相关文献

参考文献7

  • 1张剑宇,孙承绶,来金梅,章倩苓.2.4GHz频率合成器可编程分频器设计与实现[J].复旦学报(自然科学版),2005,44(1):139-143. 被引量:5
  • 2SANSEN W M C.模拟集成电路设计精粹[M].陈莹梅,译.北京:清华大学出版社,2008.
  • 3TANG Y,GUPTA S,PARAMESH J,et al.A digit-al-summing feedforwardΣ-Δmodulator and its applica-tion to a cascade ADC[C]//IEEE Int Symp CircSyst.New Orleans,LA,USA.2007:485-488.
  • 4SCHREIER R,TEMES G C.Understanding delta-sigma data converters[M].New York,NY:IEEEPress,Wiley Interscience,2005.
  • 5Eid E-S,GABER W M.Design of a 0.9-V 5-MHzsampling frequency 120-μW 1-bit fourth-order feedfor-ward sigma-delta modulator[C]//IEEE Region 10Conf TENCON.Singapore.2009:1-4.
  • 6许金波,陈晓飞,刘占领,林双喜,李思臻.Sigma Delta调制器高效行为级建模[J].微电子学与计算机,2010,27(7):69-73. 被引量:1
  • 7SAN H,KONAGAYA H,XU F.Second-OrderΔ-ΣAD modulator with novel feedforward architecture[C]//2007IEEE 50th Midwest Symp Circ Syst.Montre-al,Canada.2007:148-151.

二级参考文献14

  • 1沈佳铭,洪亮,石春琦,张润曦,李小进,赖宗声.一种可重构的24bitΣ-Δ调制器的设计[J].微电子学与计算机,2007,24(4):159-162. 被引量:5
  • 2Piero Malcovati, Simona 13rigati, Francesconi, et al. Behavioral modeling of switched - capacitor sigma - delta modulators[J]. IEEE Transactions on Circuits and Systems, 2003, 50(3): 352-364.
  • 3Brigati S, Francesconi F, Malcovati P, et al. Modeling sigmadelta modulator non- idealities in Simulink[J]// IEEE Pro. ISCAS' 99. USA: Orlando, 1999(2) : 384 - 387.
  • 4Geoffrey J Coram. How to (and How not to) write a compact model in VERILDG- A[C]//Proc. 2004 IEEE International Behavioral Modeling and Simulation Conference (BMAS 2004). California, 2004: 97- 106.
  • 5Batra R, Li P, Pileggi L, et al. A methodology for analog circuit macro - modeling[C]//IEEE International Behavioral Modeling and Simulation (BMAS) Conference. California, 2004:41 - 46.
  • 6Nance Ericson M. High- Temperature, high - resolution A/D conversion using 2nd - and 4th - order cascaded ΣΔ Modulation in 3.3V 0.5μm SOS- CMOS[D]. Knoxville: The University of Tennessee, 2002.
  • 7Brenner P. A technical tutorial on the IEEE 802.11 protocol [DB/OL]. http:∥www.sss-mag.con/pdf/802 11tut.pdf. 1996-07-18/2004-03-20.
  • 8Tanis W J. Frequency synthesizer having fractional frequency divider in phase-locked loop [P]. USP: 3959 737. 1976-05-01/2004-03-20.
  • 9Shu K L, Sinencio E S, Martinez J S, et al. A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier [J]. IEEE J Solid-State Circuits, 2003, 38(6): 866-874.
  • 10Craninckx J, Steyaert M. A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS [J]. IEEE J Solid-State Circuits, 1996, 31(7): 890-897.

共引文献7

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部