期刊文献+

应用于二维Mesh结构片上网络的区域转弯路由算法

The Region Turn Algorithm Used in 2D Mesh Network-on-Chip
下载PDF
导出
摘要 本文针对二维Mesh结构片上网络,在转弯模型的基础上提出一种新的路由算法——区域转弯算法,以获得更低的延迟时间和更高的吞吐率.该算法利用当前节点的X坐标,将整个Mesh网络划分为两个部分,目的节点X坐标小于当前节点X坐标的实行西优先算法,反之实行北最后算法.仿真结果表明,该算法相比于XY路由算法,平均延迟时间有所降低,当负载为40cycles/message时,延迟时间降低最大,为13.99%.吞吐率在负载为20cycles/message时最大提高13.56%. In this paper, we proposed a new routing algorithm for 2D Mesh NoC based on the Turn Model, named Region Turn Algorithm, to achieve lower latency and higher throughput. The whole Mesh network is divided into two parts based on the current node's X coordinate in our new algorithm. If the X coordinate of destination nodes is less than the current node's X coordinate, we adopt the West First algorithm, whereas the North Last algorithm is implemented. The simulation results show that our algorithm can reduce the latency and improve the throughput compared with XY routing algorithm. When the load is 40 cycles/message, the latency reduce the maximum is 13.99%, throughput increased 13.56% at the load of 20 cycles/message.
出处 《微电子学与计算机》 CSCD 北大核心 2012年第5期6-9,共4页 Microelectronics & Computer
关键词 片上网络 二维Mesh结构 转弯算法 延迟时间 吞吐率 network-on-chip 2D Mesh turn model latency throughput
  • 相关文献

参考文献6

  • 1Benini L,Micheli G De. Networks on chips= a new SoC paradigm[J].Computer,2002,(01):70-78.
  • 2钱宇平,李广军,潘经纬.基于容错虫洞路由的动态片上网络研究[J].微电子学与计算机,2010,27(9):5-7. 被引量:3
  • 3万玉鹏,吴宁.基于自适应算法的NoC路由单元的系统级设计[J].微电子学与计算机,2010,27(5):42-45. 被引量:4
  • 4Glass C J,Ni L M. The turn model for adaptive Rou-ting[J].ACM,1994,(05):874-902.
  • 5Chiu GM. The odd-even turn model for adaptive rou-ting[J].IEEE Transactions on Parallel and Distribu-ted Systems,2000,(07):729-738.
  • 6Hemayet H,Mostak A,Abdullah A. GpNoC-sim--A,general purpose simulator for network-on-chip[R].Dhaka,Information and Communication Technology,2007.254-257.

二级参考文献14

  • 1覃祥菊,朱明程,张太镒,魏忠义.FPGA动态可重构技术原理及实现方法分析[J].电子器件,2004,27(2):277-282. 被引量:44
  • 2Cesar Albenes Zeferino, Marcio Eduardo Kreutz. RASoC: a muter softcore for networks- on - chip[ C]//Proc. Of DATE. Paris, France: IEEE, 2004 : 198 - 203.
  • 3Mullirls R. The design and implementation of a low- latency on- chip network[C]//Asia and South Pacific Design Automation Conference (ASP-DAC). Japan, 2006.
  • 4Mullins R, West A, Moore S. Low- latency virtual - channel routers for on- chip networks[C]//Proceedings of the 31st Annual International Symposium on Computer Architecture. Germany: Munchen, 2004:188 - 197.
  • 5Kavaldjiev N, Smit G J M, Jansen P G. A virtual channel muter for on- chip networks[ C] // Proceedings of IEEE International SOC Conference. Minchen, 2004:289 - 293.
  • 6Bjerregaard T, Sparso J. A muter architecture for connection- oriented service guarantees in the MANGO clocldess network- on- chip[ C] // Proceeding5 of Design, Automation and Testing in Europe Conference (DATE). USA: Washington, 2005 : 1226 - 1231.
  • 7Sathe S, Wiklund D, Liu D. Design of a guaranteed throughput muter for on-chip networks[ CJ // Proceedings of International Symposium on System - on - Chip. Sweden, 2004 : 25 - 28.
  • 8Ahmadinia A, Bobda C, Bednara M. A new approach for on -line placement on reconfigurable devices [ J ]. Parallel and Distributed Processing Symposium, 2004(18):26- 30.
  • 9Bobda C, Ahmadinia A. A dynamic interconnection of reconfigurable modules on reconfigurable devices[ J ]. Design & Test of Computers, 2005,22(5) :443 -451.
  • 10Rajendra V, Boppana, Suresh C. Fault- tolerant wormhole rooting algorithms for mesh networks [ J ]. IEEE Transaction on computers, 1995,44 (7) : 848 - 864.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部