65纳米工艺下逻辑综合阶段的低功耗策略

Low power methodology on logic synthesis level in 65nm process

纳米工艺下ASIC芯片的功耗问题将成为未来设计的瓶颈。本文以SD卡Flash控制芯片为例,研究65纳米工艺下逻辑综合阶段降低功耗的手段及措施,分析这些手段对功耗的影响,最终确定最佳低功耗策略,并经流片验证该低功耗策略有效。

It shows that power consumption of ASIC chips is becoming the bottleneck of future design in DSM. This paper taking a case of Flash controller chip, research the low power methodology on logic synthesis level based on SMIC CMOS Logic 0.065um process technology, analysis the contributions of these methods to power decreasing, and finally work out the best low power methodology. The validity of this methodology is proved by the tapeout result.