期刊文献+

基于晶界离散分布的多晶硅薄膜晶体管直流模型

Direct Current Model of Polysilicon Thin Film Transistor Based on Discrete Grain Boundary Distribution
下载PDF
导出
摘要 基于表面势的多晶硅薄膜晶体管(poly-Si TFT)漏电流模型无法体现晶界的离散分布特性,而基于阈值电压模型的各工作分区电流表达式存在不连续性.为克服此缺点,根据基于表面势模型的建模思想,考虑晶界势垒在沟道中离散分布的特点,提出了多晶硅薄膜晶体管的直流漏电流模型.该模型采用单一的解析方程描述多晶硅TFT各工作区的电流.研究结果表明:TFT工作于线性区且栅压一定时,随着漏压的增大,沟道有效迁移率降低;随着栅压的增大或沟道的缩短,漏电压对沟道有效迁移率的影响减弱. The drain current model of the polysilicon thin film transistor(poly-Si TFT) based on surface potential can not accurately describe the discrete grain boundary distribution,while the threshold-voltage-based model is not capable of continuously representing the drain currents in different operation regions.In order to solve these pro-blems,a direct drain current model of the poly-Si TFT considering the discrete distribution of grain boundary potential in drains is established based on the surface potential.The proposed model describes the drain currents of the poly-Si TFT in different operating regions via an analytic equation.Simulated results indicate that,when the poly-Si TFT works in the linear region at a certain gate bias,its effective mobility decreases with the increase in drain voltage,and that,with the increase in gate bias or with the decrease in channel length,the effect of drain voltage on the effective mobility weakens.
出处 《华南理工大学学报(自然科学版)》 EI CAS CSCD 北大核心 2012年第3期64-68,125,共6页 Journal of South China University of Technology(Natural Science Edition)
基金 国家自然科学基金资助项目(60776020) 国际合作项目(B14D8061610) 华南理工大学中央高校基本科研业务费专项资金资助项目(x2clD2104790)
关键词 多晶硅 薄膜晶体管 电流模型 离散晶界 表面势 有效迁移率 polysilion thin film transistor current model discrete grain boundary surface potential effective mobility
  • 相关文献

参考文献13

  • 1Meng Z,Wong M.Active-matrix organic light-emitting di-ode display realized using metal-induced unilaterally crys-tallized polycrystalline silicon thin-film transistors[J].IEEE Transactions on Electron Devices,2002,49(6):991-996.
  • 2Sato A,Momiyama Y,Nara Y,et al.A 0.5μm EEPROMcell using poly-Si TFT technology[J].IEEE Transactionson Electron Devices,1993,40(11):2126.
  • 3Hatzopoulos A T,Tassis D H,Hastas N A,et al.On-statedrain current modeling of large-grain poly-Si TFTs basedon carrier transport through latitudinal and longitudinalgrain boundaries[J].IEEE Transactions on Electron De-vices,2005,52(8):1727-1733.
  • 4Yang G Y,Hur S H,Han C H.A physical-based analyti-cal turn-on model of polysilicon thin-film transistors forcircuit simulation[J].IEEE Transactions on Electron De-vices,1999,46(1):722-728.
  • 5姚若河,欧秀平.低掺杂多晶硅薄膜晶体管阈值电压的修正模型[J].华南理工大学学报(自然科学版),2010,38(1):14-17. 被引量:3
  • 6Chen R,Zheng X,Deng W,et al.A physics-based analyti-cal solution to the surface potential of polysilicon thin filmtransistors using the Lambert W function[J].Solid StateElectron,2007,51(6):975-981.
  • 7Deng W,Zheng X,Chen R,et al.Subthreshold characte-ristics of polycrystalline silicon TFTs[J].Solid StateElectron,2008,52(5):695-703.
  • 8Bindra S,Haldar S,Gupt R S.Modeling of kink effect inpolysilicon thin film transistor using charge sheet approach[J].Solid State Electron,2003,47(4):645-651.
  • 9Wong M,Chow T,Wong C C,et al.A quasi two-dimen-sional conduction model for polycrystalline silicon thin-film transistor based on discrete grains[J].IEEE Tran-sactions on Electron Devices,2008,55(8):2148-2156.
  • 10Serikawa T,Shirai S,Okamoto A,et al.A model of cur-rent-voltage characteristics in polycrystalline silicon thin-film transistors[J].IEEE Transactions on Electron De-vices,1987,34(2):1727-1733.

二级参考文献24

  • 1邵红旭,吴峻峰,韩郑生,孙宝刚.硅膜厚度对0.1μm SOI槽栅NMOS器件特性的影响[J].微电子学与计算机,2006,23(5):28-30. 被引量:3
  • 2李瑛,魏廷存,张盛兵,张萌.手机用TFT彩色液晶显示驱动芯片的可配置接口电路设计[J].微电子学与计算机,2006,23(5):46-49. 被引量:7
  • 3Wu W J, Yao R H,Zheng X R. A new analytical threshold voltage model for the doped polysilicon thin-film transistors [ J ]. Solid-State Electronics, 2009,53 ( 6 ) : 607- 612.
  • 4Yang Gi-young, Hur Sung-hoi, Kim Choong-ki, et al. A physical-based analytical turn-on model of polysilicon thin film transistors for circuit simulation [ J ]. IEEE Transactions on Electron Devices, 1999,46( 1 ) :165-172.
  • 5Gupta Navneet. Threshold voltage modeling and gate oxide thickness effect on polycrystalline silicon thin-Film transistors [ J ]. Physica Scripta,2007,76 (6) : 628- 633.
  • 6Lin Pole-shang, Guo Jwin-yen, Wu Ching-yuan. A quasitwo-dimensional analytical model for the turn-on characteristics of polysilicon thin-film transistors [ J ]. IEEE Transactions on Electron Devices, 1990,37 (3) :666-674.
  • 7Garcia-Sanchez F J, Ortiz-Conde A, Muci J. Understanding threshold voltage in undoped-body MOSFETs:an appraisal of various criteria [ J ]. Microelectronics Reliability,2006,46(5) :731-742.
  • 8Lee H G, Oh S Y, Fuller G. A simple and accurate method to measure the threshold voltage of an enhancement-mode MOSFET [ J ]. IEEE Transactions on Electron Devices, 1982,29 ( 2 ) : 346 - 348.
  • 9Jain S. Measurement of threshold voltage and channel length of submieron MOSFETs [ J ]. lEE Proceedings I, 1988,135 (6) : 162-164.
  • 10Ortiz-Conde A,Garcia-Sanchez F J, Liou J J, et al. A review of recent MOSFET threshold voltage extraction methods [ J ]. Microelectronics Reliability, 2002,42 (4) : 583- 596.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部