期刊文献+

VL020回流炉中半导体激光器芯片In焊接研究 被引量:1

Research on Indium Solder of Semiconductor Laser Chip in VL020 Reflow
下载PDF
导出
摘要 利用VL020真空烧结炉,选用In焊料对半导体激光器芯片的焊接技术进行较为深入的研究,分别对焊接时气体保护、焊接前期芯片、热沉的处理、真空工艺过程压力的施加、夹具设计和烧结工艺曲线等因素进行实验分析。结果表明,以上参数对半导体激光器芯片的焊接均有显著的影响,在N2/H2体积分数为95%/5%气体的保护下,通过对夹具施加适当的静压力,In焊料与Au能够充分和快速润湿,实现较高的焊接质量。蔡司显微镜检测结果表明,采用焊接技术可以使半导体激光器芯片具有较低的空洞率,高达90%以上的焊透率,其焊接过程主要通过夹具装配完成,人为影响因素少,成品率高,并适用于小批量生产。 The welding technology used for choosing indium solder of semiconductor laser chip in VL020 vacuum sintering furnace was deeply studied. Through VL020 vacuum sintering furnace, these factor that gas protection, welding pre-chip, the treatment of heat sink, imposing pressure of the vacuum technics process, fixture design and sintering process curve analysis of other factors during welding were analyzed respectively. The results show that the parameters mentioned had a significant influence on welding the semiconductor laser chip. With the protection of the NJH2 (95% / 5% ) gas, through imposing appropriate static pressure to the fixture, indium solder and gold can fully and fastly wet to achieve a higher quality of welding. The results show that welding on the semiconductor laser chip solder with Zeiss microscope check has a low empty rate, the penetration rate is up to 90% , the welding process is mainly assembly finished through the fixture, a small man-made factors, high finished product rate and suitable for small batch production.
出处 《半导体技术》 CAS CSCD 北大核心 2012年第6期474-478,共5页 Semiconductor Technology
基金 吉林省半导体激光科技创新中心(20112106) 大功率半导体激光器及应用产品开发(10ZDGG001) 高效节能柔性工作新一代半导体激光加工装备研制(2011CJT0003)
关键词 半导体激光器芯片 In焊接 空洞率 真空烧结 烧结工艺 semiconductor laser chip indium bonding void age vacuum jointing sintering process
  • 相关文献

参考文献10

二级参考文献30

  • 1郭犇,陈建明,董泳,王明彦.基于小型PLC的温度模糊控制系统[J].自动化技术与应用,2006,25(4):17-18. 被引量:7
  • 2潘少辉,何伦文,汪礼康,张卫.VDMOS器件贴片工艺中气泡的形成机制与影响[J].半导体技术,2007,32(5):436-439. 被引量:4
  • 3王铁兵.An/In等温凝固芯片焊接研究[M].上海:中国科学院上海冶金研究所,1999..
  • 4TUMMALA R. Fundamentals of micro system packaging [M]. New York :McGraw-Hill,2001.
  • 5KATSIS D C, van WYK J D. Void-induced thermal impedance in power semiconductor modules: some transient temperature effects [J]. IEEE Trans on Industry Applications, 2003, 39 (5) : 1239-1246.
  • 6FLEISCHERA A S, CHANG L, JOHNSON B C. The effect of die attach voiding on the thermal resistance of chip level packages [J]. Microelectronics Reliability, 2006, 46 ( 5-6 ) : 794-804.
  • 7HE J, MORRIS W L, SHAW M C, et al. Reliability in large area die bonds and effects of thermal expansion mismatch and die size [J]. MAPS J, 1998,21 (3) :297-305.
  • 8YE H, LIN M H, BASARAN C. Failure modes and FEM analysis of power electronic packaging [J]. Finite Elements in Analysis and Design,2002,38(7) :601-612.
  • 9SHAMAS N Y A. Present problems of power module packaging technology [J]. Microelectronics Reliability, 2003, 43 (4):519-527.
  • 10CHONG C T, LESLIE A, BENG L T, et al. Investigation on the effect of copper lead frame oxidation on package delamination [C]//Proc on 45^th Electronic Components and Technology Conf. Las-Vegas, USA, 1995:463-469.

共引文献68

同被引文献5

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部