期刊文献+

高动态条件下的捷联惯导并行算法研究 被引量:1

Research of Parallel Strapdown Inertial Navigation Algorithm for High Dynamic Conditions
下载PDF
导出
摘要 为提高高动态条件下导航解算的速度,文中给出了一种单更新速率的并行导航解算算法。该并行算法由并行姿态算法模块、并行速度算法模块、并行位置算法模块和参数计算模块等4个并行执行的模块组成。分析表明,该并行算法的总执行周期仅为普通算法的6%左右,显著提高了计算速度。基于FPGA的仿真实验结果表明,这一设计可大大提高导航解算算法的更新速率,对在高动态条件下提高导航解算的精度有重要作用。 A parallel navigation computation algorithm with a single update frequency was proposed and analyzed to increase the navigation computation updating rate in high dynamic conditions.The parallel algorithm includes 4 parallel computation modules: the parallel attitude computation module,the parallel velocity computation module,the parallel position computation module,and the parallel parameter computation module.The computation speed analysis shows that the total implement periods of the parallel algorithm are about 6% of conventional algorithms.The results of FPGA-based experiment show that the design significantly increases the updating rate of the navigation computation,thus greatly benefiting the navigation accuracy in high dynamic conditions.
出处 《弹箭与制导学报》 CSCD 北大核心 2012年第2期1-5,10,共6页 Journal of Projectiles,Rockets,Missiles and Guidance
基金 国家自然科学基金(61070003) 浙江省自然科学基金(R1090052)资助
关键词 捷联惯导 导航解算 并行计算 FPGA strapdown inertial navigation navigation computation parallel computing FPGA
  • 相关文献

参考文献5

  • 1Savage P G.Strapdown analytics[M].2rd ed.StrapdownAssociates,Inc.:Maple Plain,Minnesota 2007.
  • 2Agarwal V,Arya H,Bhaktavatssl S.Design and develop-ment of a real-time DSP and FPGA-based integrated GPS-INS system for compact and low power applications[J].IEEE Transactions on Aerospace and Electronic Systems,2009,45(2):443-454.
  • 3谢鑫,郭美凤,周斌.基于双DSP和FPGA的高性能导航计算机设计[J].微计算机信息,2009,25(23):1-2. 被引量:6
  • 4MICHAEL J,ALY E O,BRUDER S.Implementation of anFPGA-based aided IMU on a low-cost autonomous outdoorrobot[J].Position Location and Navigation Symposium(Plans),2010:1043-1051.
  • 5杨芳,郝永平,苗雷.基于FPGA技术的多处理器导航系统设计[J].弹箭与制导学报,2007,27(2):126-128. 被引量:6

二级参考文献7

共引文献10

同被引文献10

  • 1雷晶,金心宇,王锐.矩阵相乘的并行计算及其DSP实现[J].传感技术学报,2006,19(3):737-740. 被引量:2
  • 2Underwood K.FPGAs vs.CPUs:Trends in Peak Floating-point Performance[C]//Proc.of International Symposium on Field Programmable Gate Arrays.Monterey,USA:ACM Press,2004:171-180.
  • 3Campbell S J,Khatri S P.Resource and Delay Efficient Matrix Multiplication Using Newer FPGA Devices[C]//Proc.of the 16th ACM Great Lakes Symposium on VLSI.Philadelphia,USA:ACM Press,2006:308-31 1.
  • 4Dutta H,Hannig F,Ruckdeschel H,et al.Efficient Control Generation for Mapping Nested Loop Programs onto Processor Arrays[J].Journal of Systems Architecture,2007,53 (5):300-309.
  • 5Wolfe M J,Shanklin C,Ortega L.High Performance Compilers for Parallel Computing[M].Boston,USA:Addison-Wesley Longman Publishing Co.,Inc.,1995.
  • 6Asher Y,Rotem N.Automatic Memory Partitioning:Increasing Memory Parallelism via Data Structure Partitioning[C]//Proc.of International Conference on Hardware/Software Codesign and System Synthesis.Scottsdale,USA:IEEE Press,2010:155-161.
  • 7Altera Corporation.ALTERA Embedded Peripherals IP User Guide[EB/OL].(2011-06-10).http://www.altera.com.cn/literature/ug/ug embedded ip.pdf.
  • 8Altera Corporation.ALTERA Floating-point Megafunctions User Guide[EB/OL].(2011-06-10).http://www.altera.com.cn/literature/ug/ug altfp mfug.pdf.
  • 9田翔,周凡,陈耀武,刘莉,陈耀.基于FPGA的实时双精度浮点矩阵乘法器设计[J].浙江大学学报(工学版),2008,42(9):1611-1615. 被引量:21
  • 10许芳,席毅,陈虹,靳伟伟.基于FPGA/Nios-Ⅱ的矩阵运算硬件加速器设计[J].电子测量与仪器学报,2011,25(4):377-383. 被引量:32

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部