期刊文献+

A 680 V LDMOS on a thin SOI with an improved field oxide structure and dual field plate

A 680 V LDMOS on a thin SOI with an improved field oxide structure and dual field plate
原文传递
导出
摘要 A 680 V LDMOS on a thin SOI with an improved field oxide(FOX) and dual field plate was studied experimentally.The FOX structure was formed by an "oxidation-etch-oxidation" process,which took much less time to form,and had a low protrusion profile.A polysilicon field plate extended to the FOX and a long metal field plate was used to improve the specific on-resistance.An optimized drift region implant for linear-gradient doping was adopted to achieve a uniform lateral electric field.Using a SimBond SOI wafer with a 1.5μm top silicon and a 3μm buried oxide layer,CMOS compatible SOI LDMOS processes are designed and implemented successfully. The off-state breakdown voltage reached 680 V,and the specific on-resistance was 8.2Ω·mm^2. A 680 V LDMOS on a thin SOI with an improved field oxide(FOX) and dual field plate was studied experimentally.The FOX structure was formed by an "oxidation-etch-oxidation" process,which took much less time to form,and had a low protrusion profile.A polysilicon field plate extended to the FOX and a long metal field plate was used to improve the specific on-resistance.An optimized drift region implant for linear-gradient doping was adopted to achieve a uniform lateral electric field.Using a SimBond SOI wafer with a 1.5μm top silicon and a 3μm buried oxide layer,CMOS compatible SOI LDMOS processes are designed and implemented successfully. The off-state breakdown voltage reached 680 V,and the specific on-resistance was 8.2Ω·mm^2.
出处 《Journal of Semiconductors》 EI CAS CSCD 2012年第5期44-47,共4页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(Nos.11175229,61006088)
关键词 SOI LDMOS field oxide field plate breakdown voltage SOI LDMOS field oxide field plate breakdown voltage
  • 相关文献

参考文献15

  • 1Udrea F. SOl-based devices and technologies for high voltage ICs. Proc BCTM, 2007:74.
  • 2Napoli E. Deep depletion SOl power devices. International Semiconductor Conference, 2006: 3.
  • 3Ng R, Udrea F, Sheng K, et ai, Lateral unbalanced super junction (U-SJ) 3D-RESURF for high breakdown voltage on SOL Proc ISPSD, 2001: 395.
  • 4Udrea F, Trajkovic T, Amaratunga G A 1. Membrane high voltage devices-a milestone concept in power ICs. Proc IEDM, 2005: 451.
  • 5Li Zhaoji, Zhang Bo, Luo Xiaorong, et al. The rule of field enhancement for buried dielectric layer of SOl high voltage devices. Proc ICCCAS, 2007: 1302.
  • 6Luo Xiaorong, Zhang Bo, Li Zhaoji. A novel 700 V SOl LDMOS with double-side trench. IEEE Electron Device Lett, 2007, 28( 5): 422.
  • 7Merchant S, Arnold E, Baumgart H, et al. Dependence of breakdown voltage on drift length and buried oxide thickness in SOl RESURF LDMOS transistor. Proc ISPSD, 1993: 124.
  • 8Hu Shengdong, Zhang Bo, Li Zhaoji. Quantificational dependence of vertical breakdown voltage on top silicon and dielectric layer thickness for SOl high voltage devices. Proc ICCCAS, 2008: 1274.
  • 9Clavelier L, Charlet B, Giffard B, et al. Deep trench isolation for 600 V SOl power devices. Proc ESSDERC, 2003: 497.
  • 10Letavic T, Arnold E, Simpson M, et al. High performance 600 V smart power technology based on thin layer silicon-on-insulator. Proc ISPSD, 1997: 49.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部