期刊文献+

用于密码芯片的前馈异或安全扫描结构 被引量:1

Feedforward Xored Secure Scan Structure for Crypto Chips
下载PDF
导出
摘要 扫描结构在给密码芯片增加可测性的同时也可能被不当使用为旁路攻击路径,使密码芯片的密钥信息泄露.为解决这个问题,提出一种前馈异或安全扫描结构.首先将异或安全扫描寄存器引入扫描结构中,该结构对测试图形进行输入?输出线性变换,实现对测试图形的硬件加密;然后分析了该结构的安全性并给出其测试图形生成算法.实验结果表明,文中提出的安全扫描结构能抗击基于扫描结构的旁路攻击和复位攻击,并保留了传统扫描结构的高测试覆盖率. Scan structure increase the testability of crypto chips, however, it might be misused as a path of side-channel attack to leak out the secret information of crypto chips. To cope with such a challenge, a feedforward xored secure scan structure is proposed. The scan structure conducts an input/output linear transformation on the test patterns to hardware encrypt the test patterns by introducing feedforward xored secure scan flip-flops in the structure; and then the security of the structure is analyzed and its test pattern generation algorithm is presented. Experimental results show that the structure can be used as an effective countermeasure against scan based side channel attack and reset attack, while high test coverage of the traditional scan structure is maintained.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2012年第6期728-733,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(61002003) 国家科技重大专项课题(2009ZX02023-004-1) 浙江省自然科学基金(Z1111051)
关键词 密码芯片 扫描测试 旁路攻击 复位攻击 crypto chip scan test side channel attack reset attack
  • 相关文献

参考文献10

  • 1Wang L T, Wu C W, Wen X Q. VLSI test principles and architectures: design for testability [M]. San Francisco: Morgan Kaufmann Publishers, 2006 : 50-70.
  • 2吴超,王红,杨士元.SoC测试集成的研究环境构建[J].计算机辅助设计与图形学学报,2006,18(7):988-993. 被引量:3
  • 3Koeune F, Standaert F X. A tutorial on physical security and side-channel attacks [M] //Lecture Notes in Computer Science. Heidelberg: Springer, 2005, 3655:78-108.
  • 4Yang B, Wu K J, Karri R. Secure scan: a design-for-test architecture for crypto chips [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and System, 2006, 25(10) : 2287-2293.
  • 5Yang B, Wu K J, Karri R. Scan based side channel attack on dedicated hardware implementations of data encryption standard [C] //Proceedings of the IEEE International Test Conference. Los Alamitos: IEEE Computer Society Press, 2004:339-344.
  • 6Nara R, Togawa N, Yanagisawa M, et al. Scan-based attack against elliptic curve cryptosystems [C] //Proceedings of the 15th Asia and South Pacific Design Automation Conference. Los Alamitos: IEEE Computer Society Press, 2010: 407-412.
  • 7Sengar G, Mukhopadhyay D, Chowdhury D R. Secured flipped scan-chain model for crypto-architecture [J]. IEEE Transactions on Computer -Aided Design of Integrated Circuits and System, 2007, 26(11): 2080-2084.
  • 8Agrawal M, Karmakar S, Saha D, et al. Scan based side channel attacks on stream ciphers and their counter-measures [M] //Lecture Notes in Computer Science. Heidelberg: Springer, 2008, 5365:226-238.
  • 9Shi Y, Togawa N, Yanagisawa M, et al. Robust secure scan design against scan-based differential cryptanalysis [J]. IEEE Transactions on Very Large Scale Integration Systems, 2012, 20(1): 176-181.
  • 10Stallings W. Cryptography and network security: principles and practice [M]. 4th ed. New York: Prentice Hall Press, 2005, 145-150.

二级参考文献18

  • 1Chakrabarty K,Marinissen E J.How useful are the ITC' 02SoC test benchmarks?[J].IEEE Design & Test of Computers,2002,19(5):119-120
  • 2Jha N K,Gupta S.Testing of digital systems[M].Cambridge:Cambridge University Press,2003
  • 3Gizopoulos D,Paschalis A,Zorian Y.An effective BIST scheme for datapaths[C] //Proceedings of IEEE International Test Conference (ITC),Washington D C,1996:76-85
  • 4Gizopoulos D,Paschalis A,Zorian Y.An effective BIST scheme for booth multipliers[C] //Proceedings of IEEE International Test Conference (ITC),Washington D C,1995:824-833
  • 5Gizopoulos D,Paschalis A,Zorian Y.An effective built-in selftest scheme for parallel multipliers[J].IEEE Transactions on Computers,1999,48(9):936-950
  • 6Paschalis A,Psarakis M,et al.An effective BIST architecture for fast multiplier cores[C] //Proceedings of Design,Automation and Test in Europe,Munich,1999:117-121
  • 7Paschalis A,Gizopoulos D,et al.Deterministic software-based self-testing of embedded processor cores[C] //Proceedings of Design,Automation and Test in Europe,Munich,2001:92-96
  • 8Krstic A,Chen L,et al.Embedded software-based self-test for programmable core-based designs[J].IEEE Design & Test of Computers,2002,19(4):18-27
  • 9Chen L,Dey S.Software-based self-testing methodology for processor cores[J].IEEE Transactions on Computers-Aided Design of Integrated Circuits and Systems,2001,20(3):369-380
  • 10Immaneni V,Raman S.Direct access test scheme-design of block and core cells for embedded ASICs[C] //Proceedings of IEEE International Test Conference (ITC),Washington D C,1990:488-492

共引文献2

同被引文献3

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部