期刊文献+

BOARD-LEVEL BUILT-IN SELF-REPAIR METHOD OF RAM 被引量:1

BOARD-LEVEL BUILT-IN SELF-REPAIR METHOD OF RAM
下载PDF
导出
摘要 This paper describes the method of built-in self-repairing of RAM on board, designs hardware circuit, and logic for the RAM's faults self-repairing system based on FPGA. The key technology is that it utilizes FPGA to test RAM according to some algorithm to find out failure memory units and replace the faulty units with FPGA. Then it can build a memory that has no fault concern to external controller, and realizes the logic binding between external controller and RAM. Micro Controller Unit (MCU) can operate external RAM correctly even if RAM has some fault address units. Conventional MCS-51 is used to simulate the operation of MCU operating external memory. Simulation shows FPGA can complete the faulty address units' mapping and MCU can normally read and write external RAM. This design realizes the RAM's built-in self-repairing on board. This paper describes the method of built-in self-repairing of RAM on board, designs hardware circuit, and logic for the RAM's faults self-repairing system based on FPGA. The key technology is that it utilizes FPGA to test RAM according to some Mgorithm to find out failure memory units and replace the faulty units with FPGA. Then it can build a memory that has no fault concern to external controller, and realizes the logic binding between external controller and RAM. Micro Controller Unit (MCU) can operate externM RAM correctly even if RAM has some fault address units. Conventional MCS-51 is used to simulate the operation of MCU operating external memory. Simulation shows FPGA can complete the faulty address units' mapping and MCU can normally read and write external RAM. This design realizes the RAM's built-in self-repairing on board.
出处 《Journal of Electronics(China)》 2012年第1期128-131,共4页 电子科学学刊(英文版)
关键词 RAM testing Built-in self-repairing Faulty address mapping Function test RAM testing Built-in self-repairing Faulty address mapping Function test
  • 相关文献

参考文献10

二级参考文献56

  • 1刘建都,张安堂.CMOS存储器中地址译码器的开路故障及测试[J].空军工程大学学报(自然科学版),2000,1(2):78-81. 被引量:4
  • 2陆思安,何乐年,沈海斌,严晓浪.嵌入式存储器内建自测试的原理及实现[J].固体电子学研究与进展,2004,24(2):205-208. 被引量:15
  • 3许伟达.IC测试原理[J].半导体技术,2006,31(4):284-286. 被引量:7
  • 4颜学龙,汤敏.嵌入式双端口SRAM可编程内建自测试结构的设计[J].计算机测量与控制,2006,14(7):853-854. 被引量:3
  • 5Chakraborty K. Testing and reliability techniques for high bandwidth embedded RAMs [J]. Journal of electronic testing: Theory and Applications, 2004, 20:89-108.
  • 6Rob Dekker. Fault modeling and test algorithm development for static random access memories [A]. New Frontiers in Testing's International Proceedings[C]. 1988. 343-352.
  • 7van de Goor ADJ. Using March Tests to Test SRAMs [J].IEEE Design & Test of Computers. 1993,10: 8-14.
  • 8Sultan M A1-Harbi. An efficient methodology for generating optimal and uniform march tests [A]. VLSI Test Symposium 2001 Proceedings [C]. 2001. 231 -- 237.
  • 9Sultan M A1-Harbi. Generating complete and optimal march tests for linked faults in memories[A]. VLSI Test Symposium 2003 Proceedings[C]. 2003. 254 -- 261.
  • 10van de Goor ADJ. March LR:a test for realistic linked faults [A]. 14th IEEE VLSI Test Symposium[C]. Princeton, 1996.272-280.

共引文献18

同被引文献9

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部