期刊文献+

无缓存片上网络的研究

Survey of Bufferless Network-on-Chips
下载PDF
导出
摘要 对芯片面积、能耗上的严格限制是片上网络与宏观网络的最大不同。片上网络路由器中的缓存占用了大量的芯片面积和功耗,因此无缓存片上网络得到广泛关注。它完全去掉路由器内的缓存,通过偏转未获得有效端口的微片,处理微片对输出端口的竞争。本文对无缓存偏转网络的原理及关键技术进行了研究,包括拓扑结构、仲裁策略等。最后,通过与有缓存网络的对比,对无缓存网络的优势与劣势进行了总结。 Compared with off-chip network, area occupancy and power consumption are two main constraints in Network-on-Chips ( NoCs ). A high proportion of them is consumed by the buffers in the input ports of router. Therefore, bufferless NoC, which eliminates in-router buffers and copes with contention by dropping or deflecting packets, has received extensive attention. Existing bufferless NoCs mainly apply deflection routing, thus this paper makes a survey on the principle and critical techniques of bufferless deflection NoCs policy, etc. Finally we summarize the advantages and disadvantages of bufferless N . including topology, compared with the arbitration traditional buffered NoC
出处 《中国集成电路》 2012年第5期48-53,56,共7页 China lntegrated Circuit
基金 国家大学生创新创业训练计划项目的支持
关键词 片上网络 无缓存 偏转 关键技术 Network-on-Chip bufferless deflection key technique
  • 相关文献

参考文献1

二级参考文献9

  • 1Constantinescu C. Trends and Challenges in VLSI Circuit Reliability[J]. IEEE Micro. 2003. 23(4) ,14-19.
  • 2Dumitras T. Kerner S. Marculescu R. Towards On-Chip Fault-Tolerant Communication[C]// Proc of Asia and South Pacific Design Automation Conference. 2003,225-232.
  • 3Pirretti M. Link G. Brooks R. et al. Fault Tolerant Algorithms for Network-on-Chip Interconnect[C]// Proc of IEEE CornputerSociety Annual Symposium on VLSI, 2004,46-51.
  • 4Zhang Z. Greiner A. Taktak S. A Reconfigurable Routing Algorithm for a Fault-tolerant 2D-mesh Network-on-Chip [C]// Proc of ACM/IEEE Design Automation Conference. 2008: 441-446.
  • 5Fick D. Deorio A. Chen G. et al. A Highly Resilient Routing Algorithm for Fault-tolerant NoCs[C]// Prof of Design. Automation &. Test in Europe Conference &. Exhibition. 2009,21-26.
  • 6Lu Zhonghai , Zhong Mingchen , Jantsch A. Evaluation of On-chip Networks Using Deflection Routing [C]// Proc of ACM Great Lakes Symposium on VLSI. 2006,296-301.
  • 7Kohler A. Radetzki M. Fault-Tolerant Architecture and Deflection Routing for Degradable NoC Switches[C]// Proc of IEEE International Symposium on Networks-on-Chip. 2009, 22-31.
  • 8Feng Chaochao , Lu Zhonghai , Jantsch A. et al. A Reconfigurable Fault-tolerant Deflection Routing Algorithm Based on Reinforcement Learning for Network-on-Chip[C]// Proc of International Workshop on Network on Chip Architectures. 2010:11-16.
  • 9Millberg M. Nilsson E. Thid R. et al. Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip[C] // Proe of Design. Automation &c Test in Europe Conference &. Exhibition. 2004: 890-895.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部