期刊文献+

消除低重用块和预测访问间隔的Cache管理策略

Manage Last Level Cache with Eliminating Less Reused Blocks and Re-reference Interval Prediction Policy
下载PDF
导出
摘要 设计一种被称之为消除低重用块和预测访问间隔的Cache管理策略ELRRIP.根据多核处理器的共享最后一级高速缓存中低重用块占用资源时间较长这一特点,ELRRIP策略:1)通过感知最后一级共享高速缓存的上一级Cache中的数据历史访问信息预测出低重用块并优先将其淘汰;2)通过改进的访问间隔预测技术预测出潜在的低重用块并将其优先淘汰.同时,本文还基于ELRRIP提出了TADELRRIP.实验表明,对于4核多核处理器而言,TADELRRIP可以将加权加速比平均提高9.14%. The low utility data block wastes too many shared last level cache(LLC) resources of chip multi-processors(CMP).In this paper,we propose an Eliminating Less Reused Blocks and Re-Reference Interval Prediction Policy(ELRRIP) to solve the problem.ELRRIP can get the data reference information of its previous level cache.Then it predicts the low utility data block according to the information and evict them as early as possible.ELRRIP uses improved Re-Reference Interval Prediction Policy to predict potential low utility data block and tries its best to evict them as early as possible.We also proposed TADELRRIP to manage LLC more efficiently.Our evaluation on 4-way CMPs shows that TADELRRIP improves the overall performance by 9.14% on average over the LRU policy.
出处 《小型微型计算机系统》 CSCD 北大核心 2012年第6期1337-1342,共6页 Journal of Chinese Computer Systems
基金 国家"八六三"高技术研究发展计划项目(2008AA01Z111)资助
关键词 多核处理器 最后一级高速缓存 访问间隔预测 淘汰 低重用块 CMP last level cache re-reference interval prediction evict low utility data block
  • 相关文献

参考文献2

二级参考文献18

  • 1Kalla R, Balaram S et al. IBM Power 5 chip: A dual-core multithreaded processor. IEEE Micro, 2004, 24(2):40-47
  • 2Kongetira P, Aingaran K et al. Niagara: A 32-way multithreaded Sparc processor. IEEE Micro, 2005, 25(2): 21-29
  • 3Kim S, Chandra D, Solihin Y. Fair Cache sharing and partitioning in a chip multiprocessor architecture//Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques. Orlando, Florida, 2004:111-122
  • 4Qureshi M K, Patt Y N. Utility-based Cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches//Proceedings of the 39th Annual IEEE/ ACM International Symposium on Microarchitecture. Antibes Juan-les-Pins, France, 2006:423-432
  • 5Suh G E, Rudolph L, Devadas S. Dynamic partitioning of shared Cache memory. Journal of Supercomputing, 2004, 28(1): 7-26
  • 6Iyer R. CQoS: A framework for enabling QoS in shared caches of CMP platforms//Proceedings of the 18th Annual International Conference on Supercomputing. Malo, France 2004:257-266
  • 7Iyer R, Zhao L, Guo F et al. QoS policies and architecture for Cache/memory in CMP platforms. SIGMETRICS Performance Evaluation Review, 2007, 35(1): 25-36
  • 8Chiou D, Jain P, Rudolph L et al. Application-specific memory management for embedded systems using software-controlled caehes//Proceedings of the 37th Conference on Design Automation. Los Angeles, California, United States: 2000: 416-419
  • 9Magnusson P S, Christensson M, Eskilson J et al. Simics: A full system simulation platform. Computer, 2002, 35 (2): 50-58
  • 10Luo K, Gummaraju J, Franklin M. Balancing throughput and fairness in SMT processors//Proceedings of the 21st International Symposium on Performance Analysis of Systems and Software. Tucson, AZ, 2001:164-171

共引文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部