期刊文献+

一种多核处理系统通信机制的仿真模型 被引量:1

A Communication Mechanism Simulation Model for Multi-core System
下载PDF
导出
摘要 设计了一种多核处理系统通信机制的仿真模型,采用面向对象的设计模式对多核处理系统的互联节点、处理单元进行抽象,可快速搭建多核处理系统的硬件架构,支持不同互联结构和数据传输方法的仿真验证.测试结果表明,提出的仿真模型可对多核处理器中互联节点的通信能力进行精确仿真,可满足设计人员对多核处理系统硬件体系架构的性能评估需求,大幅缩短设计时间。 A communication mechanism simulation model is introduced which can quickly establish the hardware architecture for multi-core system by abstracting the processing units and interconnect points using the object- oriented design pattern, and evaluate the performance of different interconnection and data transmission mechanism. The test result shows that the model can accurately simulate the communication performance for interconnect points in multi-core system, which is helpful for the whole system performance evaluation and curtaining the hardware design cycle.
出处 《微电子学与计算机》 CSCD 北大核心 2012年第6期1-6,共6页 Microelectronics & Computer
基金 国家博士后基金资助项目(20110491091)
关键词 多核处理器 数据通信 互联节点 仿真模型 multi-core system data communication interconnection simulation model
  • 相关文献

参考文献8

  • 1Khailany B, Dally W J, Kapasi U J, et al. Imagine media processing with streams [J]. IEEE Micro, 2001, 21(2): 35-46.
  • 2戴鹏,雍珊珊,王新安,张兴.可重构视频编解码处理器ReMAP设计[J].北京大学学报(自然科学版),2011,47(3):418-426. 被引量:3
  • 3Dai Peng, Wang Xin, an, Zhang Xing. Implementation of H. 264 algorithm on reconfigurable processorEC~// PrimeAsia 2009. Shanghai.. IEEE Press, 2009: 237- 240.
  • 4Kister M, Perrone M, Petrini F. CELI. multiproces- sot communication network: built for speed [J]. IEEE Micro, 2006, 26(3) : 10-23.
  • 5吴家铸,田希,刘继福,陈跃跃.计算高度密集型应用在异构多核DSP上的运行方法研究[J].微电子学与计算机,2011,28(5):45-47. 被引量:1
  • 6戴鹏,魏来,辛灵轩,王新安,张兴.ReSim:一个面向可重构处理器的仿真平台[J].北京大学学报(自然科学版),2011,47(2):231-237. 被引量:5
  • 7Austin T, Larson E, Ernst D. Simplescalar.. an infra structure for computer system modeling [J]. Comput- er, 2002, 35(2): 59-67.
  • 8GammaE HelmR JohnsonR etal 李英军译.设计模式:可复用面向对象软件的基础[M].北京:机械工业出版社,2000.11-15.

二级参考文献27

  • 1Jiri Gaisler. BCC-bare- C cross- compileruser' s manual (version 1.0.29)[M]. [s. l.]Gaisler Research, 2007.
  • 2Gepner P, Kowalik M F. Multi-core processors: new way to achieve high system performance[C]//Proeeed ings of the International Symposium on Parallel Computing in Electrical Engineering (PARELEC'06). Bialystok, Poland.. IEEE Computer Society. 2006: 9- 13.
  • 3Joint Video Team. Draft ITU-T recommendation and final draft international standard of joint video specification. ITU-T Recommendation H.264 and ISO/IEC 14496-10 AVC, 2003.
  • 4khailany B, Dally W J, Kapasi U J, et al. Imagine media processing with streams. IEEE Micro, 2001, 21(2): 35-46.
  • 5Singh H, Lee M H, Lu G, et al. MorphoSys: an integrated reconfigruable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers, 2000, 49(5): 465-481.
  • 6Baumgarte, May F, Weinhardt M, et al. PACT XPP: a self-reconfigurable data processing architecture. The Joumal of Supercomputing, 2003, 26(2): 167-184.
  • 7Dai Peng, Wang Xin'an, Zhang Xing, et al. A high power efficiency reconfigurable processor for multimedia processing // ASICON2009. Changsha: IEEE Press, 2009:67-70.
  • 8Liu Yanliang, Dai Peng, Wang Xin'an, et al. Dynamic context management for coarse-grained reconfigurable array DSP architecture//ASICO N2009. Changsha: IEEE Press, 2009:79-82.
  • 9Dai Peng, Wang Xin'an, Zhang Xing. Implementation of H.264 algorithm on reconfigurable processor // PrimeAsia 2009. Shanghai: IEEE Press, 2009:237-240.
  • 10Texas Instruments Incorporated. TMS320DM6446 digital media system-on-chip [EB/OL]. (2008-03) [2010-03-27]. http://focus.ti.com/docs/prod/folders/print/ tms320dm6446.html.

共引文献43

同被引文献6

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部