期刊文献+

注重“五个结合”创新管理培训 被引量:1

原文传递
导出
摘要 根据中组部、经贸委的部署,长沙电力学院从1998年5月至1999年11月对湖南省电力公司200多名处级管理人员和4000多名科级管理人员进行了工商管理知识的系统培训。通过集中学习,学员普遍感到更新了知识,转变了观念,开阔了视野,提高了认识,收获很大。作为培训班的组织、管理与教学单位,我们也有了一些新的感想和体会:一、上下结合,提高领导与学员的认识是办好工商管理培训的先决条件要办好工商管理培训,首要的是要让领导和学员提高对工商管理培训的认识。有了深刻的认识,才能引起高度的重视。
出处 《经济管理》 CSSCI 北大核心 2000年第4期61-62,共2页 Business and Management Journal ( BMJ )
  • 相关文献

参考文献4

二级参考文献29

  • 1周文彪,张岩,毛志刚.片上通信结构——共享总线和NoC的分析与比较[J].计算机工程与应用,2007,43(15):121-124. 被引量:5
  • 2Ahmed A B, Abdallah A B, Kuroda K. Architecture and Design of Efficient 3D Network-on-Chip for CustomMulticore SoC[C]//Proc. of 2010 International Conference on Broadband, Wireless Computing, Communication and Applications. Aizu-Wakamatsu, Japan: [s. n.], 2010.
  • 3Gharan M O, Khan G N. Flexible Simulation and Modeling for 2D topology NoC System Design[C]//Proc. of Conference on Electrical and Computer Engineering. Toronto, Canada: Is. n.], 2011.
  • 4Martin M M K, Sorin D L, Beckmann B M. Multifacet's General Execution-driven Multiprocessor Simulator(GEMS) Toolset[C]//Proc. of ACM SIGARCH Computer Architecture News. New York, USA: ACM Press, 2005: 92-99.
  • 5Roca A, Flich J, Silla F, et al. A Latency-efficient Router Architecture for CMP Systems[C]//Proc. of the 13th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools. Washington D. C., USA: IEEE Computer Society, 2010: 165-172.
  • 6Agarwal N, Peh L S, Jha N K. Garnet: A Detailed Interconnect Model Inside a Full-system Simulation Framework[EB/OL]. (2010-10-20). http://www.princeton.edu/niketa/garnet.html.
  • 7DiTomaso D, Kodi A, Louri A. QORE: A fault tolerant network-on-chip architecture with power-efficient quad- function channel (QFC) buffers [ A]. IEEE 20th Interna- tional Symposium on High Performance Computer Archi- tecture (HPCA) [ C]. IEEE,2014. 320 - 331.
  • 8Liu C, Zhang L, Han Y, et al. Vertical interconnects squee- zing in symmetric 3D mesh network-on-chip[ A]. Proceed- ings of the 16th Asia and South Pacific Design Automation Conference[ C]. IEEE,2011. 357 - 362.
  • 9Feng C, Zhang M, Li J, et al. A low-overhead fault-aware deflection routing algorithm for 3D network-on-chip [ A ]. IEEE Computer Society Annual Symposium on VLSI (IS- VLSI) [C]. IEEE,2011,19 -24.
  • 10Ma S, Jerger N E, Wang Z. DBAR : an efficient routing al- gorithm to support multiple concurrent applications in net- works-on-chip[ A]. 38th Annual International Symposium on Computer Architecture (ISCA) [ C]. IEEE,2011. 413 - 424.

共引文献8

同被引文献5

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部