期刊文献+

一种对片上网络中Mesh结构的改进策略及路由算法 被引量:3

Improved Structure for Mesh Topology Based on NoC and its Routing Algorithm
下载PDF
导出
摘要 Mesh结构以其简单、规整、易于实现与扩展的特性而成为现在广泛应用的片上网络拓扑模型。对2D-Mesh结构进行了改进,给出了顶点互连的Vertices interconnect Mesh(VMesh)结构;同时,提出了在此结构上的无死锁路由算法。最后,通过详细的计算证明,此结构可以减小网络直径和平均延迟,增加吞吐量;并用gpNoCsim模拟器对此结构及算法进行了仿真,结果表明,此结构具有较小的平均延迟和平均距离。 Mesh structure becomes a widely used NoC topology due to its simplicity,regularity,easy to implement and expand.This paper improved the 2D-Mesh structure.VMesh structure which connects every vertex to each other was presented.A deadlock-free routing algorithm based on this structure was proposed too.Finally,we proved that VMesh structure decreases the network diameter and the ideal average communication delay,increases the ideal throughput by detailed calculations.We also emulated the topology and the algorithm with gpNoCsim simulator and our results demonstrated a certain reduction in the average packet delay and routing hops.
作者 蒋明 孟铃珊
出处 《计算机科学》 CSCD 北大核心 2012年第6期40-43,共4页 Computer Science
基金 国家自然科学基金(60872041 61072066) 国家科技部重大专项(2011ZX03005-002)资助
关键词 片上网络 拓扑结构 2D-Mesh结构 VMesh结构 路由算法 Network on chip Topology structure 2D-Mesh structure VMesh structure Routing algorithm
  • 相关文献

参考文献7

二级参考文献63

  • 1董迎飞,王鼎兴,郑纬民.分布存储多机系统中的消息传递技术[J].计算机研究与发展,1994,31(7):1-9. 被引量:14
  • 2Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 3Hu W, Wang J, Gao X, et al. Micro-architecture of Godson 3 multi-core processor [EB/OL]//Proc of the 20th Hot Chips. 2008 [ 2008-11-20]. http://www. hotehips. org/he20/main page. htm.
  • 4HyperTransport Technology Consortium. HyperTransport ^TMI/O I.ink Specification Revision 1. 03[M/OL]. 2001 [2008-11- 20]. http://www. hypertransprot. org/default. elm? page = HyperTransportSpecifieationslx.
  • 5ARM. AMBA AXI Protocol vl. 0 Specification [M/OL]. 2004[2007-05-10]. http://www. arm. com/products/solutions/ axi_spec. html.
  • 6Lamport L. Time, clocks, and the ordering of events in a distributed system [J]. Cornmunnieations of the ACM, 1978, 21(7): 558-565.
  • 7Gharachorloo K, Lenoski D, Laudon J, et al. Memory consistency and event ordering in scalable shared-memory multi processors [C] //Proc of the 17th Int Syrup on Computer Architecture (ISCA'90), Los Alamitos: IEEE Computer SOciety, 1990: 28-31.
  • 8Culler D, Singh J, Gupta A. Parallel Computer Architecture [M]. San Francisco: Morgan Kaufmann, 1996.
  • 9Wu Chang, Li Yubai, Chai Song. Design and Simulation of a TorusStructure and Route Algorithm for Network on Chip[C]//Proc. of the 7th International Conference on ASIC. Guilin, China: [s. n.], 2007.
  • 10Glass C J, Lionel M N. The Turn Model for Adaptive Routing[C]// Proc. of the 19th Annual International Symposium on Computer Architecture. New York, USA: ACM Press, 1992.

共引文献74

同被引文献28

  • 1Benini L, De G Micheli. Network on chip: a new SoC paradigm[J]. IEEE Computer,2002, 35(1) : 70-78.
  • 2Cota E, Carro L, Lubaszewski M. Reusing an on-chip network for the test of core-based systems[J]. ACM Trans On Design Automation of Electronic System, 2004, 9(4): 471-499.
  • 3Dekker R, Beenker F, Thijssen L. A realistic fault model and test algorithms for static random access memories[J]. IEEE transaction on CAD, 1990,9 (6): 567-572.
  • 4Vande Goor A J. Using march tests to test SRAMS [J]. IEEE Design & Test of Com-Puters, 1993, 10 (1) : 8-14.
  • 5Dally W J,Towles B.Route packets,not wires:On chip interconnection networks[C]//Proceedings of IEEE Design Automation Conference.2001:684-689.
  • 6Verbeek F,Schmaltz J.On necessary and sufficient conditions for deadlock free routing in wormhole networks[J].IEEE Transactions on Parallel and Distributed Systems,2011,22(12):2022-2032.
  • 7Li M,Zeng Q A,Jone W B.DyXY:A proximity congestionaware deadlock free dynamic routing method for network on chip[C]//Proceedings of the 43rd Annual Design Automation Conference.2006:849-852.
  • 8Patooghy A,Miremadi S G.XYX:A power & performance efficient fault-tolerant routing algorithm for network on chip[C]// Proceedings of the 17th Euromicro International Conference on Parallel,Distributed and Network based.Weimar,Germany,2009:245-251.
  • 9Tang M,Lin X,Palesi M.Routing Pressure:A Channel related and Traffic-aware Metric of Routing Algorithm[J].IEEE transactions on Parallel and Distributed Systems,2013 (PrePrints).
  • 10Yoon Y J,Concer N,Petracca M,et al.Virtual channels vs.multiple physical networks:A comparative analysis[C]// Proceedings of the 47th ACM/IEEE Design Automation Conference.2010:162-165.

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部