期刊文献+

改进的非对称多通道路由器结构及其分析模型 被引量:1

Improved asymmetric multi-channel structure of router and its analyzing model
原文传递
导出
摘要 为提高路由器的性能,提出了一种改进的非对称多通道路由器结构,并给出了相应的排队论分析模型,用于片上网络设计方案的性能评估.通过将非对称多通道路由器输入端口中特定输出方向的通道由单个扩展到一组,降低了该方向上的队列头阻塞;通过分析该结构的各种阻塞、报文到达率和服务速率,并借助M/G/1/N排队论模型构建了对应的分析模型.给定通道组中合适的通道数量,该结构可有效降低报文平均延时、提高饱和吞吐率;结构的分析模型与仿真结果之间的平均相对误差小于6.4%. To improve the performance of the router, an improved asymmetric multi-channel structure (IAMCS) was proposed. Besides, the corresponding queueing theory analysis model was presented for performance evaluation of network on chip (NoC) design. By extending the number of channels of asymmetric multi-channel structure's input port from single to a group, the head-of line blocking for specific direction was reduced. Then, through analyzing various blockings, packet arrival rate, service rate, and resorting to M/G/1/N queuing theory system, the analysis model was constructed. With proper number of channels in the group, IAMCS can efficiently reduce the average packet latency and increase the saturation throughput. Moreover, the mean relative error between the presented analysis model and simulation results is less than 6.4%.
出处 《华中科技大学学报(自然科学版)》 EI CAS CSCD 北大核心 2012年第5期109-113,共5页 Journal of Huazhong University of Science and Technology(Natural Science Edition)
基金 国家自然科学基金资助项目(60736012 60773223 61003037 61173047) 国家高技术研究发展计划资助项目(2009AA01Z110) 西北工业大学基础研究基金资助项目
关键词 网络性能 路由器 排队论 分析模型 片上网络 非对称多通道 network performance routers queueing theory analysis models network on chip asymmetric multi-channel
  • 相关文献

参考文献13

  • 1Dally W J,Towles B. Route packets,not wires:on-chip interconnection networks[A].Las Vegas:ACM,2001.684-689.
  • 2Benini L,Micheli G D. Networks on chip:a new par-adigm for systems on chip design[A].Paris= IEEE,2002.418-419.
  • 3Hemani A,Jantsch A,Kumar S. Network on :hip= an architecture for billion transistor era[A].Turku:IEEE,2000.166-173.
  • 4Kumar S,Jantsch A,Soininen J. A network on chip architecture and design methodology[A].Pittsburgh:IEEE,2002.105-112.
  • 5Jingcao H,Marculescu R. Application-specific buffer space allocation for networks-on-chip router design[A].San Jose.IEEE,2004.354-361.
  • 6Lai Mingche,Gao Lei,Xiao Nong. An accu-rate and efficient performance analysis approach based in queuing model for network on chip[A].San Jose:ACM,2009.563-570.
  • 7Bjerregaard T,Mahadevan S. A survey of research and practices of network on-chip[J].ACM Compu-ting Surveys,2006,(01):1-51.
  • 8Jingcao H,Umit Y O,Radu M. System-level buffer allocation for application-specific networks-on-chip router design[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2006,(12):2919-2933.doi:10.1109/TCAD.2006.882474.
  • 9Towles B,Dally W J. Principles and practices of in-Eerconneetion networks[M].San Francisco,ca:morgan Kaufmann Publishers,2004.233-257.
  • 10Ogras U Y,Marculescu R. Analytical router model-ing for networks-on-chip performance analysis[A].Nice Acropolis:IEEE,2007.1-6.

同被引文献7

  • 1Dally W J, Towles B. Route packets, not wires : on- chip interconnection networks[C]// Proceedings of the 38th Annual Design Automation Conference, Las Vegas, 2001: 684-689.
  • 2Qian Yue, Lu Zhong-hai, Dou Wen-hua. Analysis of worst-case delay bounds for best-effort communi- cation in wormhole networks on chip [C] // 3rd ACM/IEEE International Symposium on Networks- on-Chip, 2009, San Diego, USA, 2009:44-53.
  • 3Bjerregaard T, Mahadevan S. A survey of research and practices of network on-chip[J]. ACM Computing Surveys,2006,38(1) : 1-51.
  • 4Lu Zhong-hai, Jantsch Axel, Sander Ingo. Feasibility analysis of messages for on-chip networks using wormhole routing [C] // Proceedings of the ASP- DAC, New York, USA, 2005:960-964.
  • 5Shi Z, Burns A. Real-time communication analysis for on-chip networks with wormhole switching[C]// Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, New York, USA, 2008: 161-170.
  • 6Lai Ming-che, Gao Lei, Xiao Nong, et al. An accurate and efficient performance analysis approach based on queuing model for network on chip[C]// Proceedings of the 2009 International Conference on Computer-Aided Design, San Jose, 2009.. 563-570.
  • 7LIP. SoCLib Simulation Environment [EB/OL]. [2012-11-5]. https://www. soclib, fr/.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部