2Ron Press, Mentor Graphics Corporation. IC design - for - test and testability features [ C ]. IEEE AUTOTESTCON, 2008:88 -91.
3Vikram Iyengar, Gary Grise, Mark Taylor. A Flexible and Scalable Methodology for GHz - Speed Structural Test [ C ]. IEEE Design Automation Conference ,2006:314 - 319.
4L Chen, S Dey. DEFUSE: A Deterministic Functional Self-Test Methodology for Processors [ C ]. IEEE VLSI Test Symposium,2000:255 - 262.
5F Como, G Cumani, M Sonza Reorda, et al. Evolutionary Test Program Induction for Microprocessor Design Verifica- tion[ C ]. IEEE Asian Test Symposium ,2002:368 - 373.
6F Como, G Cumani, M Sonza Reorda, et al. Efficient Machine - Code Test - Program Induction [ C ]. Congress on Evolutionary Computation ,2002 : 1486 - 1491.
7F Como, G Cumani, M Sonza Reorda, et al. Fully Auto- matic Test Program Generation for Microprocessor Cores [C]. Design, Automation and Test in Europe Conference and Exhibition,2003 : 1006 - 1011.
8F Corno, G Cumani, M Sonza Reorda, et al. Automatic test program generation : a case study [ J ]. IEEE Design & Test of Computers ,2004,21 (2) : 102 - 109.
9Yanjun Zhang, I-Iu He, Yihe Sun. A New Register File Access Architecture for Software Pipelining in VLIW Pro- cessors [ C ]. Asia and South Pacific Design Automation Conference,2005 : 627 - 630.
10Yanjun Zhang, Hu He, Yihe Sun. A Scaleable DSP System for ASIP Design [ C ]. IEEE Asian Solid - State Circuits Conference ,2006:215 - 218.
