期刊文献+

面向通信能耗的3D NoC映射研究 被引量:6

Research on Mapping 3D Network on Chip for Communication Energy-Aware
下载PDF
导出
摘要 对于传统的平面结构,三维片上网络(3D NoC)具有更好的集成度和性能,在单芯片内部可以集成更多的处理器核。3D NoC作为2D NoC的结构拓展,在性能提高和低功耗设计方面更具优越性,成为多核系统芯片结构的主流架构。映射就是应用某种算法寻找一种最优方案,将通信任务图的子任务分配到NoC的资源节点上,保证NoC的通信能耗最小。参照2D NoC的研究方法,提出了针对3D网格NoC的通信能耗模型,采用蚁群算法实现了面向通信能耗的NoC映射。实验结果表明,面向不同网络规模的3D网格NoC平台,蚁群映射同随机映射相比,通信能耗降低可以达23%~42%。 Comparing with the traditional planar structure, 3D NoC has the better performance and integrated density. It can be integrated with large numbers of cores in a single chip. As 2D NoC structure extension, 3D NoC can improve performance and reduce energy. It is becoming a main solution for big multi-core system chips. Mapping means to search for an optimal solution applying some algorithms, and assigns the tasks of the communication task graph to the NoC resource nodes to ensure the minimum of NoC communication power consumption. The energy-aware model of 3D Mesh NoC was presented based on the research of the 2D NoC, and the ant colony algorithm to achieve NoC mapping. Experiment results show that, comparing with the random mapping, the communication power consumption of ant mapping with different sizes of the 3D Mesh NoC platform, has decreased considerably about 23 %- 42 %.
作者 李东生 刘琪
出处 《半导体技术》 CAS CSCD 北大核心 2012年第7期504-507,共4页 Semiconductor Technology
基金 国家自然科学基金项目(61179036)
关键词 片上网络 低功耗设计 三维片上网络 任务映射 蚁群算法 network on chip (NoC) low power design 3D NoC task mapping ant colonyalgorithm
  • 相关文献

参考文献10

  • 1Kim J S, Taylor M B, Miller J, et al. Energy characterization of a tiled architecture processor with onchip newtorks [ C] // Proceedings of the International Symposium on Low Power Electronics and Design. New York, USA, 2003 : 424 -427.
  • 2FEERO B, PANDE P P. Performance evaluation for three dimensional network-on-chip [ C] // Proceedings of IEEE Computer Society Annual Symposium. Washington DC, USA, 2007:305 -310.
  • 3BENINI L, de MICHELI G. Networks on chips: a new SoC paradigm [J]. IEEE Computer, 2002, 35 ( 1 ) : 70 -78.
  • 4TANG L, KUMAR S. A two-step genetic algorithm for mapping task graphs to a network on chip architecture [C] // Proceedings of the Euromicro Symposium on Digital System Design. Washington DC, USA, 2003: 180 - 187.
  • 5ASCIA G, CATANIA V, PALESI M. An Evolutionray approach to network-on-chip mapping problem [ C] //Proceedings of the 2005 IEEE Congress on Evolutionary Computation. Edinburgh, Scotland, 2005:112 - 119.
  • 6杨盛光,李丽,高明伦,张宇昂.面向能耗和延时的NoC映射方法[J].电子学报,2008,36(5):937-942. 被引量:46
  • 7刘炎华,刘静,赖宗声,景为平.基于遗传蚁群算法的片上网络映射研究[J].计算机工程,2010,36(22):262-264. 被引量:8
  • 8YET T, BENINI L, MICHELI G D. Analysi of power consumption on switch fabrics in network routers [ C ] // Proceedings of 39^th Design Automation Conference. California, CA, USA, 2002:524 -529.
  • 9STTLTZLE T, DORIGO M. ACO algorithms for the quadratic assignment problem, new ideas in optimization [M].USA: McGraw-Hill, 1999.
  • 10周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14

二级参考文献50

  • 1吴春明,陈治,姜明.蚁群算法中系统初始化及系统参数的研究[J].电子学报,2006,34(8):1530-1533. 被引量:47
  • 2Benini L, Micheli G D. Networks on Chips: A New SoC Paradigm[J]. IEEE Computer Magazine, 2002, 35(1): 70-78.
  • 3Dally W J, Towles B. Route Packets, Not Wires: On-chip Interconnectlon Networks[C]//Proc. of Design Automation Conf.. Las Vegas, NV, USA: [s. n.], 2001: 684-689.
  • 4Kumar S J, Sch A, Soininen J, et al. A Network on Chip Architecture and Design Methodology[C]//Proc. of IEEE Computer Society Annual Symposium on VLS1. [S. l.]: IEEE Press, 2002: 105-112.
  • 5Hu Jingcao, Marculescu R. Energy-aware Communication and Task Scheduling for Network on Chip Architectures Under Real-time Constraints[C]//Proc. of DATE'04. Paris, France: IEEE ComputerSociety, 2004: 234-239.
  • 6Lei Tang, Kumar S. A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture[C]//Proc. of the Euromicro Symposium on Digital System Design. [S. l.]: IEEE Press, 2003: 180-187.
  • 7Ascia G, Catania V, Palesi M. An Evolutionary Approach to Network on Chip Mapping Problem[C]//Proc. of 2005 1EEE Congress on Evolutionary Computation. [S. l.]: IEEE Press, 2005:112-119.
  • 8Ni L M, McKinley P K. A Survey of Wormhole Routing Techniques in Direct Networks[J]. Computer, 1993, 26(2): 62-76.
  • 9J S Kim,M B Taylor,J Miller et al.Energy characterization of a tiled architecture processor with on-chip networks[C].In:Proc of the International Symposium on Low Power Electronics and Design,2003: 424-427.
  • 10D Shin,J Kim.Power-aware communication optimization for networks-on-chips with voltage scalable links[C].In:CODES+ISSS 04, 2004-09:8-10.

共引文献56

同被引文献46

  • 1刘有耀,韩俊刚.超立方体双环互连网络及路由算法[J].计算机应用研究,2009,26(3):997-1000. 被引量:4
  • 2欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 3吴春明,陈治,姜明.蚁群算法中系统初始化及系统参数的研究[J].电子学报,2006,34(8):1530-1533. 被引量:47
  • 4封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 5WANG I-Iang-sheng, ZHU Xin-ping,PEH L S,et al. Orion:a power- performance simulator for interconnection networks [ C ]//Proc of the 35th Annual IEEE/ACM International Symposium on Microarchitec- ture. 2002:294-305.
  • 6BENINI L,MICHELI G D. Networks on chips: a new SOC paradigm [J]. IEEE Computer,2002,35( 1 ) :70-78.
  • 7GUERRIER P, GREINER A. A generic architecture for on-chip packet switched interconnections [ C ]//Proc of Design Automation and Test in Europe. 2000: 250-256.
  • 8SIOZIOS K, ANAGNOSTOPOULOS I, SOUDRIS D. A high-level mapping algorithm targeting 3D NoC architectures with multiple VDD [ C ]//Proc of IEEE Computer Society Annual Symposium on ISVL- SI. 2010:444-445.
  • 9FALKENSTERN P, XIE Yuan, CHANG Yao-wen, et al. Three-di- mensional integrated circuits (3D IC ) floorplan and power/ground network co-synthesis [ C ]//Proc of the 15th Asia and South Pacific Design Automation Conference. 2010. 2010 : 169-174.
  • 10CHEN H T,LIN Hong-long,WANG Zi-cheng,et al. A new architec- ture for power network in 3D IC [ C ]//Proc of Design, Automation & Test in Europe Conference & Exhibition. 2011:1-6.

引证文献6

二级引证文献34

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部