1Bonacini S, Faccio F, Kloukinas K, Marchioro A. An SEU-Robust Configurable Logic Block for the Implementation of a Radiation-Tolerant FPGA [J] . IEEE Trans. Nucl. Sci., 2006, 53 (6) : 3408-3416.
2Dodd P E, Massengill L W. Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics [J] . IEEE Trans. Nucl. Sci., 2003, 50 (3): 583-602.
5Samudrala P K, Ramos J, and Katkoori. Selective triple modular redundancy (STMR) based single-event upset SEU tolerant synthesis for FPGAs [ J] IEEE Trans. Nucl. Sci., 2004, 51 (6): 2957-2969.
6Michael A, Bajura, Boulghassoul Y, Naseer R and et.al. Models and Algorithmic Limits for an ECC-Based Approach to Hardening Sub-100- nm SRAMs [ J] IEEE Trans. Nucl. Sci., 2007, 54 (4): 935-945.
7Calin T, Nicolaidis M, Velazco R. hardened memory design for submicron technology [ J] IEEE Trans. Nucl Upset CMOS Sci,1996, 43 (6): 2874-2878.
