期刊文献+

基于FPGA与ARM的多路时序控制系统设计与实现 被引量:11

Design and Implementation of Multi-Channel Timing Control System Based on FPGA and ARM7
下载PDF
导出
摘要 介绍了基于FPGA与ARM7的多通道、多时间范围的同步时序控制系统,采用FPGA实现20路高精度的信号延时输出控制,通过ARM7的数据总线接口实现了ARM与FPGA的数据交互;重点介绍了系统的硬件电路设计、ARM与FPGA总线的设计和FPGA内部程序模块的设计;各通道的输出信号类型与延时时间等参数均可以通过人机接口现场配置,也可以通过上位机软件来配置;该设计可以保证各通道信号通过外触发信号为基准来进行延时输出,系统的延时时间精度小于2μs;ARM7处理器芯片采用PHILIPS公司的LPC2214,FPGA采用Altera公司Cyclone系列的EP1C12Q240;采用硬件描述语言Verilog HDL来设计延时模块,延时精度达到1μs;该系统在靶场测试中验证了其正确性和有效性。 This paper describes a multi--channel, multi--time range of synchronous timing control system based on FPGA and ARM7. This system uses FPGA technology to control the high--precision signal of the 20 channels delay output, and design the data exchange of ARM and FPGA interface by the data bus of ARM7. It focuses on the design of the system hardware circuit, data bus of the ARM and FP- GA, and program modules in the FPGA chip. In this system, parameters of the output signal of each channel such as the type and delay time can be configured through the on--site man--machine interface, can also be configured by PC software. This design ensures that each channel signal can be output by the trigger signal outside as the benchmark for the delay, and the precision of the system delay time less than 2μs. ARM7 processor chip uses the PHILIPS--lpe2214; FPGA processor chip uses Alter Cyclone Series EPIC12Q240. While using hardware description language Verilog HDL to design the delay module. The delay accuracy reaches 1μs. The system validates its effectiveness and correctness in the test shooting range.
出处 《计算机测量与控制》 CSCD 北大核心 2012年第6期1540-1543,共4页 Computer Measurement &Control
基金 陕西省教育厅专项科研计划资助项目(11JK0921) 山东省科技厅科技发展计划项目(2010GWZ20402)
关键词 LPC2214 FPGA 时序控制 EP1C12Q240 LPC2214 FPGA timing control EP1C12Q240
  • 相关文献

参考文献5

二级参考文献20

共引文献60

同被引文献71

引证文献11

二级引证文献19

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部