期刊文献+

Halo注入对50nm NMOS器件性能的影响

The Effect of Halo Implantation on the Performance of 50 nm NMOS Device
下载PDF
导出
摘要 利用Sentaurus TCAD软件模拟研究了Halo注入工艺参数(注入角度、剂量、能量)对50nm NMOS器件性能的影响。结果表明,Halo注入角度和剂量的增大会使器件的DIBL特性改善,阈值电压提高;而Halo注入能量的增加会引起器件的DIBL特性变差,阈值电压有所降低,并且较注入角度和注入剂量相比,Halo注入能量的工艺窗口要小。Halo注入参数的变化对Ion和Ioff的影响不同,所以器件开关比随Halo注入角度、剂量和能量的增加呈现非单调性改变。器件的结电容则随Halo注入角度增大而下降,随注入剂量增大而上升,随注入能量的增加先上升后下降。对Halo注入各工艺参数影响器件性能的机理进行了分析,并实验制备了纳米尺度的Halo结构NMOS器件。 In this paper, we investigate the effect of varying process parameter of halo im- plantation on the performance of 50 nm NMOS device with process and device simulation. In-creased threshold voltage and improved DIBL value are found for larger tilt angle, higher dose and lower energy of halo implantation. The ratio of Ⅰon to Ⅰoff shows nonlinear variation with halo implantation energy, dose and tilt angle. In addition, larger tilt angle and lower dose of halo im-plantation are beneficial to the reduction of junction capacitance. Explanations of the results are given and nano-scale NMOSFETs with halo structure are fabricated.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2012年第3期234-238,共5页 Research & Progress of SSE
基金 国家科技重大专项资助项目(2008ZX02105-003)
关键词 HALO 漏致感应势垒降低 结电容 Halo DIBL junction capacitance
  • 相关文献

参考文献10

  • 1艾罗拉.N.用于VLSI模拟的小尺寸MOS器件模型[M].北京:科学出版社,1999:206-231.
  • 2Yu B,Wann C H J,Nowak E D,et al.Short-channel effect improved by lateral channel-engineering in deep-submicrometer MOSFETs[J].IEEE Trans on Electron Devices,1997,44(4):627-634.
  • 3Shin Hyungsoon,Lee Seungjun.An0.1μm asymmetric Halo by large-angle-tilt implant(AHLATI)MOSFET for high performance and reliability[J].IEEE Trans on Electron Devices,1999,46(4):820-822.
  • 4Guo Jyh-Chyurn.Halo and LDD engineering for multiple VTHhigh performance analog CMOS devices[J].IEEE Transactions on Semiconductor Manufacturing,2007,20(3):313-322.
  • 5Borse D G,Manjula Rani K N,Neeraj K Jha,et al.Optimization and realization of sub-100-nm channel length single Halo p-MOSFETs[J].IEEE Transactions on Electron Devices,2002,49(6):1077-1079.
  • 6Hitoshi Wakabayashi,Makoto Ueki,Mitsuru Narihiro,et al.Sub-50-nm physical gate length CMOS technology and beyond using steep Halo[J].IEEE Transactions on Electron Devices,2002:49(1):89-95.
  • 7Yu Bin,Wang Haihong,Milic Ognjen,et al.50nm tate-length CMOS transistor with super-Halo:design,process,and reliability[C].IEDM,Washington DC,USA,1999:653-656.
  • 8Binit Syamal,Chayanika Bose,Sarkar C K,et al.Effect of single Halo doped channel in tunnel FETs:A 2-D modeling study[C].EDSSC,Hong Kong,China,2010:1-4.
  • 9Muhammad Nawaz,Patrick Haibach,Wolfgang Molzer.Optimization of Halo iomplant using3D TCAD for nanoscale MuGFETs[C].SISPAD,California,USA,2006:176-179.
  • 10Partha Sarkar,Abhijit Mallik,Chandan Kumar Sarkar,et al.The effects of varying tilt angle of Halo implant on the performance of Sub100nm LAC MOSFETs[C].ICIIS,Peradeniya,Sri Lanka,2006:115-118.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部