期刊文献+

A new FPGA with 4/5-input LUT and optimized carry chain

A new FPGA with 4/5-input LUT and optimized carry chain
原文传递
导出
摘要 A new LUT and carry structure embedded in the configurable logic block of an FPGA is proposed. The LUT is designed to support both 4-input and 5-input structures, which can be configured by users according to their needs without increasing interconnect resources. We also develop a new carry chain structure with an optimized critical path. Finally a newly designed configurable scan-chain is inserted. The circuit is fabricated in 0.13μm 1P8M 1.2/2.5/3.3 V logic CMOS process. The test results show a correct function of 4/5-input LUT and scan- chain, and a speedup in carry performance of nearly 3 times over current architecture in the same technology at the cost of an increase in total area of about 72.5%. Our results also show that the logic utilization of this work is better than that of a Virtex lI/Virtex 4/Virtex 5/Virtex 6/Virtex 7 FPGA when implemented using only 4-LUT and better than that of a Virtex lI/Virtex 4 FPGA when implemented using only 5-LUT. A new LUT and carry structure embedded in the configurable logic block of an FPGA is proposed. The LUT is designed to support both 4-input and 5-input structures, which can be configured by users according to their needs without increasing interconnect resources. We also develop a new carry chain structure with an optimized critical path. Finally a newly designed configurable scan-chain is inserted. The circuit is fabricated in 0.13μm 1P8M 1.2/2.5/3.3 V logic CMOS process. The test results show a correct function of 4/5-input LUT and scan- chain, and a speedup in carry performance of nearly 3 times over current architecture in the same technology at the cost of an increase in total area of about 72.5%. Our results also show that the logic utilization of this work is better than that of a Virtex lI/Virtex 4/Virtex 5/Virtex 6/Virtex 7 FPGA when implemented using only 4-LUT and better than that of a Virtex lI/Virtex 4 FPGA when implemented using only 5-LUT.
出处 《Journal of Semiconductors》 EI CAS CSCD 2012年第7期113-120,共8页 半导体学报(英文版)
基金 supported by the National High Technology Research and Development Thematic Program of China(No.2012AA012001)
关键词 FPGA configurable logic block 4/5-input LUT carry chain optimization scan-chain FPGA configurable logic block 4/5-input LUT carry chain optimization scan-chain
  • 相关文献

参考文献19

  • 1Altera Corp. Cyclone/Cyclone-II Device Handbook, 2005.
  • 2Altera Corp. Stratix/Stratix-II/Device Handbook, 2005.
  • 3Lattice Semiconductor Corp. LatticeECP/EC Family Data Sheet, May 2005.
  • 4Xilinx, Inc. 7 Series FPGAs Configurable Logic Block User Guide, 2011.
  • 5Xilinx, Inc. Virtex-6 FPGA Configurable Logic Block User Guide, 2009.
  • 6Xilinx, Inc. Virtex-5 FPGA User Guide, 2009.
  • 7Xilinx, Inc. Virtex-4 FPGA User Guide, 2008.
  • 8Xilinx, Inc. Virtex-II Platform FPGAs: Complete Data Sheet, 2005.
  • 9Ahmed E, Rose J. The effect of LUT and cluster size on deep- submicron FPGA performance and density. IEEE Trans Very Large Scale Integration Syst, 2004, 12(3): 288.
  • 10Farooq U, Marrakchi Z, Mrabet H, et al. The effect of LUT and cluster size on a tree based FPGA architecture. International Con- ference on Reconfigurab/e Computing and FPGAs, 2008:115.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部