Bit-stream linear artificial neural networks based on Sigma-delta modulation
被引量:2
Bit-stream linear artificial neural networks based on Sigma-delta modulation
基金
Supported by the National Natural Science Foundation of China (No. 60576028) and the National High Technology Research and Development Program of China (No. 2007AA01Z2a5)
参考文献10
-
1Zhang D, Li H, Foo S Y. A simplified FPGA implementation of neural network algorithms integrated with stochastic theory for power electronics applications. In: Proceedings of the 31 st Annual Conference of the IEEE Industrial Electronics Society, Raleigh, USA, 2005. 1018-1023.
-
2Hu H, Huang J, Xing J G, et al. Key issues of FPGA implementation of neural networks. In: Proceedings of the 2nd International Symposium on Intelligent Information Technology Application, Shanghai, China, 2008.259-263.
-
3Himavathi S, Anitha D, Muthuramalingam A. Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization. IEEE transactions on neural networks, 2007, 18(3): 880-888.
-
4Katao T, Hayashi K, Fujisaka H, et al. Sorter-based Sigma-delta domain arithmetic circuits. In: Proceedings of the 18th European Conference on Circuit Theory and Design, Seville, Spain, 2007. 679-682.
-
5Pneumatikakis A, Deliyannis T. Direct processing of Sigma-delta signals. In: Proceedings of the 3rd IEEE International Conference on Electronics, Circuits, and Systems, Rodos, Greece, 1996.13-16.
-
6Ng C W, Wong N, Ng T S. Bit-stream adders and multipliers for tri-level Sigma-delta modulators. IEEE Transactions on Circuit and System - I1: Express Briefs, 2007, 54(12): 1082-1086.
-
7Ng C W, Wong N, Ng T S. Quaddevel bit-stream adders and multipliers with efficient FPGA implementation. Electronics Letters, 2008, 44(12): 722-724.
-
8Hayashi K, Katao T, Fujisaka H, et al. Piecewise linear circuits operating on first-order multi-level and second-order binary Sigma-delta modulated signals. In: Proceedings of the 18th European Conference on Circuit Theory and Design, Seville, Spain, 2007.683-686.
-
9Liang Y, Wang Z G, Meng Q, et al. Design of high speed high SNR bit-stream adder based on EA modulation. Electronics Letters, 2010, 46(11):752-753.
-
10Fujisaka H, Kurata R, Sakamoto M, et al. Bit-stream signal processing and its application to communication systems, lEE Proceedings-Circuits, Devices, and Systems, 2002, 149(3): 159- 166.
二级引证文献3
-
1杨飞,谢涛,于重重,苏维均.基于FPGA的多组分气体监测装置设计[J].传感器与微系统,2018,37(10):66-68. 被引量:4
-
2刘鑫童,刘立波,张鹏.基于多重卷积神经网络跨数据集图像分类[J].计算机工程与设计,2018,39(11):3549-3554. 被引量:5
-
3陈朋,陈庆清,王海霞,张怡龙,刘义鹏,梁荣华.基于改进动态配置的FPGA卷积神经网络加速器的优化方法[J].高技术通讯,2020,30(3):240-247. 被引量:3
-
1陆斌,李乐民,李正茂.多层线性神经网络自适应滤波器性能仿真[J].电子科技大学学报,1996,25(S3):461-465.
-
2吴莉莉,曹晴,李辉.ICA和线性神经网络在带噪语音分离中的研究[J].计算机工程与应用,2010,46(16):143-146. 被引量:2
-
3潘静,郭兴明,陈旻.远程心电监护中ECG信号的提取[J].计算机测量与控制,2008,16(9):1319-1321. 被引量:3
-
4Longjun Ma.A Simple Multi-level Bit-stream Encryption Method[J].通讯和计算机(中英文版),2010,7(5):41-43.
-
5孙静,陶智,顾济华,赵鹤鸣.基于AD神经网络的耳语音增强的研究[J].计算机工程与应用,2007,43(29):242-244. 被引量:2
-
6杨云升,刘万洪,王胜涛.线性神经网络在语音干扰效果评估中的应用[J].电声技术,2008,32(11):45-47. 被引量:1
-
7葛俊杰,刘旭东,刘爱东.FPGA实现Σ-Δ式DAC及其性能分析[J].武汉理工大学学报(信息与管理工程版),2013,35(2):187-190. 被引量:1
-
8余慧,曾云,程亚奇.基于MATLAB反馈型自适应噪声抵消系统仿真研究[J].宇航计测技术,2010,30(4):45-48. 被引量:2
-
9梁勇,王志功,孟桥,郭晓丹.4 GHz bit-stream adder based on ∑△ modulation[J].Journal of Semiconductors,2010,31(8):104-107.
-
10郭峰,任兴民,刘婷婷.基于神经网络消噪的独立成分分析方法研究[J].机械科学与技术,2010,29(12):1678-1682. 被引量:2