期刊文献+

基于USB设备的全数字时钟恢复单元设计

Design of All-digital Clock Recovery Unit Based on USB Device
下载PDF
导出
摘要 针对通用串行总线(USB)全速设备中的常用时钟恢复方法存在精度差、成本高的问题,设计一种适用于USB全速设备的全数字时钟恢复单元。包含用于从USB总线数据中提取时间信息的模块,以及数字控制振荡器,能够克服因芯片工作条件不同而产生的不良影响。该设计采用全数字电路的设计流程,使用标准单元库进行逻辑综合和布局布线,设计结果满足USB协议要求。 This paper designs a kind of all-digital clock recovery unit based on USB full speed device to solve the problem that common clock recovery methods in USB full speed device are low accuracy or high cost. This clock recovery unit contains a module which can extract timing messages from USB bus data, and uses the digitally-controlled oscillator which can overcome the bad effect by the chip's different operating conditions. The design uses the all-digital circuit design processes, logic synthesis and P&R process of which is based on the standard cell library. The result of this design satisfies the USB specification's requirements.
作者 张俊 沈海斌
出处 《计算机工程》 CAS CSCD 2012年第14期231-233,共3页 Computer Engineering
关键词 通用串行总线 时钟恢复 全数字电路 标准单元库 数字控制振荡器 可重用性 Universal Serial Bus(USB) clock recovery all-digital circuit standard cell library digitally-controlled oscillator reusability
  • 相关文献

参考文献3

二级参考文献10

  • 1刘素娟,杨维明,陈建新,蔡黎明,徐东升.具有锁频/锁频-锁相两种工作模式的CMOS数字锁相环[J].微电子学与计算机,2005,22(7):1-4. 被引量:2
  • 2杨鸿珍,徐元欣,王匡.基于USB接口的实时双向数据流传输[J].计算机工程,2005,31(20):223-225. 被引量:4
  • 3肖杜,李永峰,朱小飞,李卫民.基于数模混合仿真的PLL系统设计[J].微电子学与计算机,2006,23(8):73-75. 被引量:6
  • 4Intel Corporation, Microsoft Corporation. Universal Serial Bus Specification Rev 1.1 [Z]. ( 1998 -01-01 ). http://www.usb.org.
  • 5Albertengo G. Sisto R. Parallel CRC Generation[J]. IEEE Micro, 1990, 10(5): 63-71.
  • 6Ciletti M D. Advanced Digital Design with the Verilog HDL[M]. [S. l.]: Prentice Hall, 2002.
  • 7Wang Long, Zhao Hui, Bai Guoqiang. A Cost-efficient Implementation of Public-key Cryptography on Embedded Systems[C]// Proc. of International Workshop on Electron Devices and Semiconductor Technology. Beijing, China: [s. n.], 2007.
  • 8Best R. Phase- locked loops[M]. New York: McGraw- Hill, 2003.
  • 9Olsson T, Nilssion P. A digitally controlled PLL for SoC applications[J]. Solid - State Circuits, 2004,39(5) : 751 - 760.
  • 10Dunning J, Garcia G, Lundberg J, et al. An all - digital phase- locked loop with 50 - cycle lock time suitable for high- performance microprocessors[J]. Solid- State Circuits, 1995,30(5) :412 - 422.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部