期刊文献+

传输线脉冲测试分析器件及ESD性能与案例分析

Transmission Line Pulse Test Analysis Devices and ESD Performance and Case Studies
下载PDF
导出
摘要 该文通过对电气静电放电和传输线脉冲测试的介绍,分析两者的关联性,提出由传输线脉冲测试在工程师先期研发产品对静电放电防护等级预期评估,通过实验案例来验证了用传输线脉冲测试的数据作为静电放电等级评估的可行性。 Based on the electrostatic discharge and electrical transmission line pulse test method is introduced,analysis the relevance of TLP and ESD,put forward by the transmission line pulse testing in engineer advanced design products for electrostatic discharge protection level expected level assessment, through the experimental case verified using transmission line pulse test data as fundamental to assess the feasibility of electrostatic discharge.
作者 胡晴宇 吴际
出处 《电子质量》 2012年第7期68-71,共4页 Electronics Quality
关键词 ESD静态放电 TLP传输线脉冲 TVS瞬态抑制二极管 HDMI高精度多媒体接口 EPD增强穿通型二极管 Electro Static Discharge transmission line pulse Transient Voltage Suppressor High Definition Multimedia tnterface Enhanced Punch-Through Diode
  • 相关文献

参考文献5

  • 1BARTH J,VERHAEGE K,HENRY L,et al.TLP calibra- tion,correlation,standards and new techniques [J].IEEE Trans.Electron.Packag.Manuf.,2001, 24(2):99-108.
  • 2IEC61000-4-2.静电放电抗扰度试验[S].
  • 3Semtech Corporation.DI02-07.IEC61000-4-2 ESD Re- view and Test Set Up.
  • 4蒋玉贺,王爽.CMOS集成电路ESD设计[J].微处理机,2008,29(3):19-21. 被引量:7
  • 5Semtech Coporation.SI96-06.EPD Transient Voltage Sup- pressors for low voltage electronics.

二级参考文献4

  • 1Ker K D, Chen T Y, Wu C Y. ESD Protection Design on Analog pin with Very Low input Capacitance for High - Frequency Current - Mode Application [ J ]. IEEE j. Solid - State circuits,2000,35 ( 8 ) : 1180 - 1198.
  • 2A Sedra and K smith. Microelectronic Circuits [ M ]. New York, Rinehart&Winston, 1982.
  • 3A D Lopez and H - F S Law. A Dense Gate Matrix Layout Method for MOS VLSI [ J ]. IEEE J. Solid - State Circuits, 1980(4) :736 - 740.
  • 4P Allen and D Holberg. CMOS Analog Circuit Design [ M ]. New York, Holt Rinehart and Winston, 1987.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部