期刊文献+

N-LDMOSFET的掺杂分布与热载流子效应

Relationship between regional doping and hot carrier effect in N-LDMOSFET
下载PDF
导出
摘要 文章从MOSFET热载流子效应角度研究了N-LDMOSFET在不同的区域掺杂浓度条件下器件的最坏热载流子应力条件;在确定的器件工作条件下结合器件仿真结果,分析了在不同掺杂浓度下器件电特性退化的趋势;详细分析了导致器件退化趋势不同的原因,重点讨论了沟道掺杂和漂移区掺杂与器件热载流子效应关系,提出了N-LDNMOS中区域掺杂的优化策略。 The worst condition of hot carrier stress in the N-LDMOSFET under different conditions of the regional doping concentration of devices is studied from the perspective of MOSFET hot carrier effect. Then based on the simulation results and certain working conditions, the degradation trends of devices under different doping concentration are analyzed. The different causes of the degradation of devices are analyzed, focusing on the relationship between the channel doping and drift region doping and the hot carrier effect. Accordingly, the optimization strategies for the regional doping in N-LDNMOS are proposed.
出处 《合肥工业大学学报(自然科学版)》 CAS CSCD 北大核心 2012年第7期930-934,共5页 Journal of Hefei University of Technology:Natural Science
基金 国家自然科学基金资助项目(60876062)
关键词 N—LDMOSFET 热载流子效应 区域掺杂 退化 优化策略 N- LDMOSFET hot carrier effect regional doping degradation optimization strategy
  • 相关文献

参考文献10

  • 1刘恩科,朱秉升,罗晋生,等.半导体物理[M].第4版.北京:国防工业出版社,2009:105.
  • 2Mahapatra S,Parikh C D,Rao V R,et al. A comprehensive study of hot-carrier induced interface and oxide trap distri- bution in MOSFET's using a novel charge pumping tech- nique[J].IEEE Transactions on Electron Devices, 2000,47 (1):171-177.
  • 3Anil K G, Mahapatra S, Eisele I. A detailed experimental in- vestigation of impact ionization in n-channel metal-oxide- semiconductor field-effect-transistors at very low drain volt- ages [J]. Solid State Electronics,2003,47(6) :995-1001.
  • 4Uorso D, Aurite S, Sciacca E, et al. Measurement of the hot earrier damage profile in LDMOS devices stressed at high drain voltage [J]. Mieroelectronics Reliability, 2007,47 (4/ 5) : 806-809.
  • 5Nigam T, Shibib A, Xu S, et al. Nature and location of inter- face traps in RF LDMOS due to hot carriers [J]. Micro- electron Eng, 2004,72 : 71- 75.
  • 6于春丽.超深亚微米LDDM0sFET器件模型及热载流子可靠性研究[D].西安:西安电子科技大学,2004.
  • 7Ashot M M, Ma T P. Lateral profiling of interface traps and oxide charge in MOSFET devices: charge pumping versusDCIV [J]. IEEE Transactions on Electron Devices, 2001, 48:2303.
  • 8Ludikhuize A W. A review of RESURF technology [C]// Proc ISPSD, 2000: 11 - 18.
  • 9谌婧娇,陈军宁,高珊.对称薄膜双栅MOSFET温度特性的研究[J].合肥工业大学学报(自然科学版),2012,35(6):776-779. 被引量:1
  • 10易坤,张波,罗小蓉,李肇基.采用深阱结构的耐压技术[J].微电子学,2004,34(2):203-206. 被引量:2

二级参考文献15

  • 1叶晖,李伟华.对称薄膜双栅nMOSFET模型的研究[J].微电子学,2002,32(6):419-422. 被引量:1
  • 2方圆,张悦,李伟华.薄膜双栅MOSFET体反型现象的研究[J].微电子学,2005,35(3):270-274. 被引量:1
  • 3冯耀兰,翟书兵.宽温区(27~300℃)MOS器件高温特性的模拟[J].电子器件,1995,18(4):234-238. 被引量:8
  • 4[1]Park C, Hong N. A new junction termination technique using ICP RIE for ideal breakdown voltages[A]. Proc 14th Int Symp Power Semicond Dev and IC[C]. 2002. 257-260.
  • 5[2]Dragomirescu D, Charitat G, Morancho F, et al. Novel concepts for high voltage junction termination techniques using very deep trenches [A]. Proc 1999Int Semicond Conf [C]. 1999, Vol. 1: 67-70.
  • 6[3]Son W-S, Kwon S-Y, Choi S-Y. The characteristics of high voltage LDMOS using trench on SOI [A].201" Meeting, The Electrochemical Society, Inc.Journal of The Electrochemical Society, Electrochemical and Solid-State Letters [C]. Philadelphia,PA. 2002. 33.
  • 7Draper B L,Palmer D W. Extension of high temperature electronics[J]. IEEE Trans Components Hybrids Manufacturing Technology,1979,CHMT-2(4) : 399-404.
  • 8Shoucair F S. High-temperature latch-up characteristics in VLSI CMOS circuits. IEEE Trans Electron Devices[J]. 1988,ED-35 (12):2424-2426.
  • 9Venkatesan S, Neudeek G W, Pierret R F. Dual-gate operation and volume inversion in n-channel SOl MOSFET's [J]. IEEE Elec Dev Lett,1992,13 (1):44-46.
  • 10Hisamoto D, Kaga T, Takeda E. Impact of the vertical SOI "DELTA" structure on planar device technology [J]. IEEE Trans Elee Dev, 1991,38 (6) : 1419-1424.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部