期刊文献+

基于两重快速傅里叶变换的三维芯片热仿真 被引量:3

Thermal Simulation of 3D IC Based on the Double-Nested Fast Fourier Transformation
下载PDF
导出
摘要 为了解决三维芯片设计中的发热问题,针对三维芯片物理模型提出一种快速、准确的热仿真方法.该方法基于三维有限差分法,利用嵌套的两重快速傅里叶变换对有限差分方程进行求解,从而得到芯片温度分布;通过矩阵的特征值分解与快速傅里叶变换,使得只需求解一系列小规模的三对角线性方程组,即可在不损失精度的前提下有效地提升计算速度.数值实验结果表明,文中方法比稀疏矩阵直接求解算法快几十倍,并且由于占用内存少,能有效地求解变量数多达6×107的三维芯片热仿真问题;该方法具有O(nlogn)的时间复杂度与O(n)的空间复杂度,其中n为离散变量数. In this paper, a fast method is proposed for the thermal simulation of 3D chip, which is based on the finite difference method (FDM) and the fast Fourier transformation (FFT) algorithm. Utilizing a double-nested FFT, the solution of a large-scale FDM linear equation is converted to the solution of some small-scale tri-diagonal linear system. This largely speeds up the total computation, without loss of accuracy. The numerical results validated the accuracy and efficiency of proposed methods. And, the comparison with the sparse linear equation solver demonstrates above several tens times speedup. The proposed method is also able to tackle a very large problem with 6 ;K 107 unknowns, for which other methods are not feasible, and it has O(n logn) time complexity and O(n) space complexity, where n is the total unknown number.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2012年第8期1012-1019,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(61076034) 中央高校基本科研业务费专项资金(2011JBZ002) 清华大学自主科研计划
关键词 三维芯片 热仿真 快速傅里叶变换 有限差分法 three-dimensional chip thermal simulation fast Fourier transformation finite differencemethod
  • 相关文献

参考文献9

  • 1Heriz V M, Park J, Kemper T, et al. Method of images for the fast calculation of temperature distributions in packaged VLSI chips [C] //Proceedings of the 13th International Workshop on Thermal Investigation of ICs and Systems. Los Alamitos : IEEE Computer Society Press, 2007 :18-25.
  • 2Li P, Pileggi L T, Asheghi M, et al. Efficient full-chip thermal modeling and analysis [C] //Proceedings of IEEE/ ACM International Conference on Computer Aided Design. Los Alamitos: IEEE Computer Society Press, 2004:319-326.
  • 3Wang B, Mazumder P. Accelerated chip level thermal analysis using multilayer Green's function[J]. IEEE Council on Electronic Design Automation, 2007, 26(2): 325-344.
  • 4Zhan Y, Sapatnekar S S. High efficiency Green function- based thermal simulation algorithms[J]. IEEE Council on Electronic Design Automation, 2007, 26( 9): 1661-1675.
  • 5Xu C, Jiang L J, Kolluri S K, etal. Fast 3D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies [C] //Proceedings of IEEE/ ACM International Conference on Computer Aided Design. Los Alamitos: IEEE Computer Society Press, 2009:658-665.
  • 6Jiang L, Kolluri S, Rubin B J, et al. Thermal modeling of on-chip interconnects and 3D packaging using EM tools [C] // Proceedings of IEEE Electrical Performance of Electronic Packaging. Los Alamitos: IEEE Computer Society Press, 2008:279-282.
  • 7骆祖莹,韩银和,赵国兴,余先川,周明全.可热扩展的三维并行散热集成方法:用于大规模并行计算的片上系统关键技术[J].计算机学报,2011,34(4):717-728. 被引量:3
  • 8Saad Y. Iterative methods for sparse linear systems [M]. Philadelphia.- Society for Industrial and Applied Mathematics, 2003.
  • 9Davis T A. Algorithm 832 :UMFPACK V4.3, an unsymmetric- pattern multifrontal method[J]. ACM Transactions on Mathematical Software, 2004, 30(2): 196-199.

二级参考文献2

共引文献2

同被引文献33

  • 1Lachezar Grozdinski Mario Stankev Alexander Doganov.Ultrasound screening of multifocal atherosclerosis: markers for coronary heart disease[J].Journal of Geriatric Cardiology,2009,6(1):31-37. 被引量:1
  • 2王伟,韩银和,胡瑜,李晓维,张佑生.SoC测试中低成本、低功耗的芯核包装方法[J].计算机辅助设计与图形学学报,2006,18(9):1397-1402. 被引量:4
  • 3Patti R S. Three-dimensional integrated circuits and the future of system-on chip designs[J].{H}PROCEEDINGS OF THE IEEE,2006,(6):1214-1224.
  • 4Beyne E,Swinnen B. 3D system integration technologies[A].Los Alamitos:IEEE Computer Society Press,2007.1-3.
  • 5Lu J Q. 3-D hyperintegration and packaging technologies for micro-nano systems[J].{H}PROCEEDINGS OF THE IEEE,2009,(1):18-30.
  • 6Lee H H S,Chakrabarty K. Test challenges for 3D integrated circuits[J].{H}IEEE Design & Test of Computers,2009,(5):26-35.
  • 7Lewis D L,Lee H S. A scanisland based design enabling prebond testability in die-stacked microprocessors[A].Los Alamitos:IEEE Computer Society Press,2007.1-8.
  • 8Zhao X,Lewis D L,Lee H H S. Pre-bond testable low-power clock tree design for 3D stacked ICs[A].Los Alamitos:IEEE Computer Society Press,2009.184-190.
  • 9Kim T Y,Kim T. Clock tree synthesis with pre-bond testability for 3D stacked IC designs[A].Los Alamitos:IEEE Computer Society Press,2010.723-728.
  • 10Buttrick M,Kundu S. On testing prebond dies with incomplete clock networks in a 3D IC using DLLs[A].Los Alamitos:IEEE Computer Society Press,2011.1-6.

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部