期刊文献+

一种基于电压岛的DVFS控制算法

DVFS control algorithm based on voltage/frequency islands
下载PDF
导出
摘要 提出一种基于岛间队列特征的动态电压频率缩放控制算法,使用岛间队列增长率和使用率来实现电压岛工作电压/频率的动态控制。该算法引入岛间队列增长率实现了简单高效的负载预测,提高了片上通信稳定性。仿真分析表明,该算法能够更好地节能降耗。 This paper proposed a DVFS control algorithm based on inter-island queue, using queue growth and utilization of inter-island to achieve the voltage and frequency control. Queue utilization rate is introduced to achieve simple and efficient workload forecast, the stability of the control algorithm is improved. The experimental result shows that: the algorithm proposed has a better power consumption performance.
出处 《电子技术应用》 北大核心 2012年第8期122-125,共4页 Application of Electronic Technique
基金 国家"863"计划基金资助重点项目(2009AA012201)
关键词 片上网络 电压岛 动态电压频率缩放 低能耗 岛间队列 NoC voltage/frequently island DVFS energy effective inter-island queue
  • 相关文献

参考文献8

  • 1Liang Guang, LILJEBERG P, NIGUSSIE E, et al. A re- view of dynamic power management methods in NoC under emerging design considerations [C ]. In : Norchip Conference, 2009. Trondheim, 2009.
  • 2OGRARS U Y, MARCULESCU R, MARCULESCU D. Variation-adaptive feedback control for networks-on-chip with multiple clock domains[C]. New York : Proceedings of tile 45th annual Design Automation Conference,2008:614- 619.
  • 3GARG S, MARCULESCU D,MARCULESCU R. Custom feedback control:enabling truly scalable on-chip power management for MPSoCs[C]. Austin: Low-Power Electronics and Design, 2010 ACM/IEEE International Symposium on, 2010:425-430.
  • 4JUANG P, Wu Qian. Coordinated, distributed, formal en- ergy management of chip multiprocessors[C].Princeton Univ Low Power Electronics and Design,2005.Proceedings of the 2005 International Symposium on, 2005:127-130.
  • 5DICK R. Embedded system synthesis benchmarks suites(E3S) fEB/OLl(2011.12.14~.htto://www.ece.northwestern.edu.
  • 6ERIK B, VAN D T, JASPERS E G T Jaspers. Mapping of MPEG-4 decoding on flexible architecture platform[A]. In: SPIE Conference on Visualization and Data Analysis[C]. San Jose, CA, USA: IEEE, 2002: 1-13.
  • 7HOWARD J, DIGHE S, SRIRAM R,et al.A 48-Core IA- 32 processor in 45 nm CMOS using on-die message- passing and DVFS for performance and power scaling[J]. IEEE Journal of Solid- State Circuits, 2011,46 ( 1 ) : 173 - 183.
  • 8RAHIMI A, SALEHI M E. MOHAMMADI S, et al. Dyna- mic voltage scaling for fully asynchronous NoCs using FIFO threshold levels[C]. Tehran: Computer Architecture and Digital Systems,2010 15th CSI International Symposium on, 2010:43-48.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部