期刊文献+

基于FPGA的NoC路由节点的设计 被引量:10

The Design of NoC Router Based on FPGA
下载PDF
导出
摘要 在对NoC设计技术进行研究的基础上,建立满足要求的NoC路由节点模型,该模型采用规则的2D-Mesh拓扑结构,基于虚通道技术的虫洞数据交换方式以及无死锁的确定性XY维路由算法实现.用硬件描述语言Veril-og完成各部分的功能设计,在ModeSim仿真软件下进行功能仿真,并且在基于FPGA的NoC系统上实现了路由节点的功能. Based on the researchs of the NoC design technology, building the router model to satisfy the verification platform, the model uses 2D Mesh structure, wormhole ruoting based on Virtual-Channal, and X-Y routing algorithm which is deterministic, minimal and deadlock-free. Completing various parts of functional design with hardware description language Verilog, Carring on functional simulation under the ModeSim simulation software, and finally realizes this design on the system of NoC based on FPGA.
出处 《微电子学与计算机》 CSCD 北大核心 2012年第8期53-57,共5页 Microelectronics & Computer
关键词 NOC NoC路由节点 FPGA NoC NoC router FPGA
  • 相关文献

参考文献5

二级参考文献35

  • 1荆元利,樊晓桠,张盛兵,高德远,周昔平.基于片上网络的系统芯片测试研究(英文)[J].微电子学与计算机,2004,21(6):154-159. 被引量:4
  • 2徐宁仪,冷祥纶,周祖成.基于SystemC的支持异源通信实体的NoC仿真架构[J].半导体技术,2006,31(4):305-309. 被引量:2
  • 3魏建军,康继昌,雷艳静.NOC的平衡设计[J].微电子学与计算机,2007,24(5):54-57. 被引量:11
  • 4Rijpkema E, C, oossens K, Radulescu A, et al. Trade - offs in the design of a router with both guaranteed and best - effort services for networks on chip[ C]//Design Automation and Test in Europe. Germany, Messe Munich, 2003: 350 - 355.
  • 5Grecu C, Ivanov A, Partha Pande, et al. Toward open Network- on - chip benchmarks [ C ]//First International Symposium on Networks - on - Chip. Princeton, New Jersey, USA, 2007:205 - 212.
  • 6Banerjee A, Mullins R, Moore S. A power and energy exploration of Network- on - Chip architectures[ C]//First International Symposium on Networks- on - Chip. Princeton, USA, New Jersey, 2007..163-172.
  • 7Mullins R, West A, Moore S. Low - latency virtual - channel routers for on - chip networks[ C]//Proceedings of the 31st Annual International Symposium on Computer Architecture. Germany: Munchen, 2004:188 - 197.
  • 8Luca Benini,Giovanni De Micheli.Networks on Chips:A New SoC paradigm[J].Computer,2002,35(1):70-78.
  • 9Guerrier P,Greiner A.A generic architecture for on-chip packet-switched interconnetcions.Design,Automation and Test in Europe Conference and Exhibition 2000.IEEE,2000:250-256.
  • 10Jie Wu.A fault-tolerant and deadlock-free routing protocol in 2D meshes based on odd-even turn model[J].IEEE Transactions on Computers,2003,52(36):1154-1169.

共引文献25

同被引文献49

  • 1马琪,裘燕锋.片上SRAM内建自测试的实现方法[J].计算机研究与发展,2010,47(S1):185-189. 被引量:2
  • 2袁小平,瞿晓东,冯小龙,等.电子技术综合设计教程[M].北京:机械工业出版社,2008:191-215.
  • 3Benini L, De G Micheli. Network on chip: a new SoC paradigm[J]. IEEE Computer,2002, 35(1) : 70-78.
  • 4Cota E, Carro L, Lubaszewski M. Reusing an on-chip network for the test of core-based systems[J]. ACM Trans On Design Automation of Electronic System, 2004, 9(4): 471-499.
  • 5Dekker R, Beenker F, Thijssen L. A realistic fault model and test algorithms for static random access memories[J]. IEEE transaction on CAD, 1990,9 (6): 567-572.
  • 6Vande Goor A J. Using march tests to test SRAMS [J]. IEEE Design & Test of Com-Puters, 1993, 10 (1) : 8-14.
  • 7武俊鸱,孟昭林,付小晶.数字电路与可编程技术实验教程[M].哈尔滨:哈尔滨工业大学出版社,2007.
  • 8LAN KUON, RUSSELL TESSIER, JONA THAN ROSE FPGA Architecture : Survey and Chanllenges[ M ]. Hanover MA : now publishers, 2008.
  • 9GRECU C, PANDE P, IVANOV A, et al. BIST for network - on - chip interconnect infrastructures [ C]. Proceeding of 24th IEEE VLSI Test Symp,2006:6- 35.
  • 10ADAMS D R. High performance memory testing - design prin- ciples, fault modeling and selftest [ M ]. Uh USA : Kluwer Aca- demic Publishers ,2003.

引证文献10

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部