期刊文献+

Correlating solder interconnects failure with PCBs response during board level drop impact test

Correlating solder interconnects failure with PCBs response during board level drop impact test
下载PDF
导出
摘要 Solder interconnects reliability during drop impact is important for portable electronic products. In this paper, board level drop impact tests were conducted according to the standard of the Joint Electronic Devices Engineering Council (JEDEC). Solder failure drop numbers were recorded and solder failure analyses were carried out. A high speed data acquisition system was constructed to measure the printed cireuit board ( PCt~ ) dynamic response during the impact. Measured response data were used to characterize the loading feature of the impact. The relatioT~~hip between solder failure features and PCB dynamic response was correlated. Solder failure mechanisms were discussed. The correlation of PCB strain data with the solder failure life indicates that the solder damage accumulated during drop impact is dependent on both strain amplitude and modes contribution of the PCB. Compared with high strain amplitude loading condition, lower strain amplitude with higher mode can even produce more severe damage to the solder interconnects. Repeated impact loadings to the solder induce the combination failure mechanism of both impact and fatigue. Failure analyses results provide convincing verification for the complexity of the failure mechanisms. Solder interconnects reliability during drop impact is important for portable electronic products. In this paper, board level drop impact tests were conducted according to the standard of the Joint Electronic Devices Engineering Council (JEDEC). Solder failure drop numbers were recorded and solder failure analyses were carried out. A high speed data acquisition system was constructed to measure the printed cireuit board ( PCt~ ) dynamic response during the impact. Measured response data were used to characterize the loading feature of the impact. The relatioT~~hip between solder failure features and PCB dynamic response was correlated. Solder failure mechanisms were discussed. The correlation of PCB strain data with the solder failure life indicates that the solder damage accumulated during drop impact is dependent on both strain amplitude and modes contribution of the PCB. Compared with high strain amplitude loading condition, lower strain amplitude with higher mode can even produce more severe damage to the solder interconnects. Repeated impact loadings to the solder induce the combination failure mechanism of both impact and fatigue. Failure analyses results provide convincing verification for the complexity of the failure mechanisms.
作者 刘洋 孙凤莲
出处 《China Welding》 EI CAS 2012年第2期7-12,共6页 中国焊接(英文版)
基金 Supported by National Natural Science Foundation of China (No. 51075107 No. 51174069) and Key Project of Natural Science Foundation of Heilongjiang Province (No. ZD200910).
关键词 SOLDER printed circuit board drop impact STRAIN FAILURE solder, printed circuit board, drop impact, strain, failure
  • 相关文献

参考文献9

  • 1Tee T Y, Ng H S, Lim C T, et al. Impact life prediction modeling of TFBGA packages under board level drop test. Microelectronics Reliability, 2004, 44 (7) : 1131 - 1142.
  • 2Wong E H, Scab S K W, Selvanayagam C S, et al. Highspeed cyclic bend tests and board-level drop tests for evaluating the robustness of solder joints in printed circuit board assemblies. Journal of Electronic Materials, 2009, 38 (2) : 884 - 895.
  • 3Mattila T T, Kivilahti J K. Failure mechanisms of lead-free chip scale package interconneetions under fast mechanical loading. Journal of Electronic Materials, 2005, 34 (3) : 969 - 976.
  • 4Lall P, Gupta P, Panchagade D, et al. Fault-mode classification for health monitoring of electronics subjected to drop and shock. 59th Electronic Components and Technology Conference, Institute of Electrical and Electronics Engineers Inc. , San Diego, CA, United states, May 26 -29, 2009: 668 - 681.
  • 5Liu Y, Kessels F, Driel W D. et al. Comparing drop impact test method using strain gauge measurements. Microelectronics Reliability, 2009, 49(9): 1299- 1503.
  • 6Varghese J, Dasgupta A. Test methodology tor durability estimation of surface mount interconnects under drop testing conditions. Microelectronic Reliability, 2007, 47 ( 1 ) : 93 - 103.
  • 7Lai Y S, Yang P F, Yeh C L. Experimental studies of boardlevel reliability of chip-scale packages subjected to JEDEC drop test condition. Microelectronics Reliability, 2006, 46 (2 -4): 645- 650.
  • 8JEDEC Standard JESD22-B111, Board level drop test method of components for handheld electronic product. 2003.
  • 9Liu F, Meng G, Zhao M, et al. Experimental and numerical analysis of BGA lead-free solder joint reliability under boardlevel drop impact. Mieroeleetronies Reliability, 2009, 49 (1): 79-85.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部