期刊文献+

基于演化硬件的硬件重构编码方案及演化算法研究 被引量:2

Hardware reconfigurable coding and evolution algorithm based on evolvable hardware
下载PDF
导出
摘要 基于柔性网络技术背景,面向SRAM结构的FPGA平台,提出一种基于LUT(look up table)结构的二维映射函数增量染色体编码方案(PMFICC,planar mapped function increments chromosome coding),该方案利用二进制配置文件串双平面映射方式进行编码变换,可有效提高硬件的重构效率。同时在该方案的基础上引入局部优化机制,提出一种改进的差分演化(MDE,modified differential evolution)算法,该算法可有效提高收敛速度和全局优化效率。最后对该算法进行了仿真验证,结果表明:MDE算法改进了差分演化算法容易陷入局部最优的不足,可以更加逼近实际最优解。 A planar mapping function increments chromosome coding method based on FPGA platform with SRAM-architecture was proposed. The method could improve hardware reconfiguration efficiency by coding mapping realized by double platform mapping of binary configurable file string. Meanwhile, a betterment difference evolution algorithm was proposed based on local optimal mechanism introduced. The algorithm could promote convergence rate and whole efficiency. Finally, the result of the algorithm emulation shows that: MDE improves disadvantage of difference evolution algorithm with local optimal and approaches actual optimization outcome.
出处 《通信学报》 EI CSCD 北大核心 2012年第8期35-41,共7页 Journal on Communications
基金 国家重点基础发展计划("973"计划)基金资助项目(2012CB315901 2012CB315905)~~
关键词 演化硬件 硬件重构 染色体编码 元素图 差分演化 evolvable hardware hardware reconfiguration chromosome coding element graph difference evolution
  • 相关文献

参考文献17

  • 1姚爱红,张国印,关琳.基于动态可重构FPGA的自演化硬件概述[J].智能系统学报,2008,3(5):436-442. 被引量:13
  • 2兰巨龙.可重构信息通信基础网络体系研究.国家重点基础研究发展计划(973计划)项目计划任务书[R].2011.
  • 3李玉峰,邱菡,兰巨龙.可重构路由器研究的现状与展望[J].中国工程科学,2008,10(7):82-89. 被引量:8
  • 4姚睿,于盛林,王友仁,高桂军,张砦.采用主流FPGA的数字电路在线生长进化方法[J].南京航空航天大学学报,2007,39(5):582-587. 被引量:6
  • 5KAUFMANN P, PLESSL C, PLATZNER M. Evocaches: applica- tion-specific adaptation of cache mappings[A]. NASA/ESA Confer- ence on Adaptive Hardware and Systems[C]. 2009. 13-17.
  • 6YANG H Q, CHEN L C~ LIU S T, et al. A flexible bit-stream level evolvable hardware platform based on FPGA[A]. NASA/ESA Con- ference on Adaptive Hardware and Systems[C]. 2009.51-58.
  • 7LOHN J, HORNBY C. Evolvable hardware: using evolutionary com- putation to design and optimize hardware systems[J]. IEEE Computa- tional Intelligence Magazine, 2006, 1 ( 1 ): 19-27.
  • 8MAO N, MINORU W. A sixteen-context dynamic optically recon- figurable gate array[A]. NASA/ESA Conference on Adaptive Hard- ware and Systems[C]. 2009. 121-125.
  • 9SHANG L H, ZHOU M, et al. A new application-tuned processor architecture for high-performance reconfigurable computing[A]. NASA/ESA Conference on Adaptive Hardware and Systems[C]. 2009. 139-145.
  • 10XILINX I. Virtex-II platform FPGA user guide[EB/OL], http://china. Xilinx.com/support/documentation/useruides/ug002.pdf.

二级参考文献69

  • 1左兴权,李士勇.采用免疫进化算法优化设计径向基函数模糊神经网络控制器[J].控制理论与应用,2004,21(4):521-525. 被引量:10
  • 2王友仁,崔坚,朱开阳,姚睿.仿生物态模拟型硬件理论与关键技术研究[J].南京航空航天大学学报,2004,36(5):595-599. 被引量:8
  • 3赵曙光,焦李成,王宇平,杨万海.基于均匀设计的多目标自适应遗传算法及应用[J].电子学报,2004,32(10):1723-1725. 被引量:10
  • 4王友仁,姚睿,朱开阳,黄三傲.仿生硬件理论与技术的研究现状与发展趋势分析[J].中国科学基金,2004,18(5):273-277. 被引量:11
  • 5[1]YAO X,HIGUICHI T.Promises and challenges of evolvab-le hardware[J].IEEE Trans on Systems Man and Cybernetics,1999,29(1):87-97.
  • 6[2]BENTLEY P,GORDON T,KIM J,et al.New trends in evolutionary computation[C]// Proc 2001 Congress on Evolutionary Computation.Seoul,South Korea,2001:162-169.
  • 7[3]LOHN J,HORNBY G.Evolvable hardware:using evolutionary computation to design and optimize hardware systems[J].IEEE Computational Intelligence Magazine,2006,1(1):19-27.
  • 8[4]THOMPSON A,LAYZELL P,ZEBULUM R S.Explorations in design space:unconventional electronics design through artificial evolution[J].IEEE Trans on Evolutionary Computation,1999,3(3):167-196.
  • 9[5]SUBBIAH P,RAMAMURTHY B.The study of fault tolerant system design using complete evolution hardware[C]//Proc 2005 IEEE International Conference on Granular Computing.Beijing,China,2005:642-645.
  • 10[6]STEFATOS E,ARSLAN T.An efficient fault-tolerant VLSI architecture using parallel evolvable hardware technology[C]//Proc 2004 NASA/DoD Conference on Evolvable Hardware.Seattle,USA,2004:97-103.

共引文献23

同被引文献24

  • 1YAO X,HIGUICHI T.Promises and challenges of evolvable hardware[J].IEEE Transactions on Systems,Man and Cybernetics,Part C:Applications and Reviews,1999,29(1):87-97.
  • 2TERRILE R J,AGHAZARIAN H,FERGUSON M I.Evolutionary computation technologies for the automated design of space systems[C]//Processdings of the 2005 NASA/Do D Conference of Evolution Hardware.Washington:IEEE Computer Society,2005:131-138.
  • 3KIM J,SONG B.Automated synthesis of multiple anolog circuits using evolutionary computation for redundancy-based fault-tolerance[J].Applied Soft Computing,2012,12:1309-1321.
  • 4ZHANG Yang,SMITH S L,TYRRELL A M.Digital circuit design using intrinsic evolvable hardware[C]//Proceedings of the 2004 NASA/Do D Conference on Evolvable Haraware.Seattle:IEEE Computer Society,2004:55-62.
  • 5LIANG Houjun,LUO Wenjian,WANG Xufa.Designing polymorphic circuits with evolutionary algorithm based on weighted sum method[J].Evolvable Systems:From Biology to Hardware,2007,4684:331-342.
  • 6ANDERSON E F.Off-line evolution of behaviour for autonomous agents in real-time computer games[J].Parallel Problem Solving from Nature,2002,2439:689-699.
  • 7LIU Mingguo,WEI Yuzhu,HE Jingsong.Evolving diversified redundancies for robust analog circuits under uncertain component-drifts[C]//The2011 IEEE International Conference on Intelligent Computing and Integrated Systems.Guilin:[s.n.],2011:349-354.
  • 8EIBEN A,STIVER E.Parameter control in evolutionary algorithms[J].IEEE Transactions on Evolutionary Computation,2009,3(2):124-141.
  • 9STOICA A,HENDREI R.Adaptive and evolvable hardware-a multifaceted analysis[C]//Second NAs A/Es A Conference on Adaptive Hardware and Systems.Edinburgh:IEEE,2007:486-498.
  • 10ZHANG Wei,LI Wanjian,ZHANG Wanqing.Online circuit evolution system based on adjustable genetic algorithm and fast pre-evaluator[J].Advanced Science Letters,2012,15(2):624-628.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部