期刊文献+

适用于多核处理器的扩展寄存器文件设计

Design of Extended Register File for Multi-core Processor
下载PDF
导出
摘要 针对处理器中可用寄存器数量有限的问题,提出一种适用于多核处理器的扩展寄存器文件设计方案。采用多组结构进行硬件设计,将通信端口映射在扩展寄存器地址空间上,以实现寄存器寻址核间通信机制,引入兼具底层指令与高层封装的混合软件配置方案,改进软件编译流程。评估结果表明,该方案将可用寄存器文件的数量增加一倍,核间通信指令数目减少50%,系统吞吐率得到优化。 Concerning the issue of limited number of register files in processor,this paper presents an extended register file design scheme for multi-core processors.A multi-bank architecture is employed for hardware design,and the communication ports are mapped in the address space of extended register file,which enables an inter-core communication method with register file direct addressing.A hybrid software configuring method is proposed with both bottom-layer instructions and top-layer packaged functions,and the compiling flow is improved.Estimation result shows this scheme can both double the number of available register files and reduce the number of instructions for inter-core communication by 50%.And the system throughput is optimized.
出处 《计算机工程》 CAS CSCD 2012年第15期283-285,289,共4页 Computer Engineering
基金 上海市科委集成电路专项基金资助项目(10706200300) 复旦大学专用集成电路与系统国家重点实验室基金资助项目(09ZD002)
关键词 扩展寄存器 多组结构 多核处理器 核间通信 LDPC译码器 extended register multi-bank architecture multi-core processor inter-core communication LDPC decoder
  • 相关文献

参考文献8

  • 1ARM Ltd.. The ARM Cortex-A9 Processors[EB/OL]. (2010- 11-21). http://www.arm.com/zh/products/processors/cortex-a/corte x-a9.php.
  • 2Rakesh N, Rohan G, Preeti R P. Customization of Register File Banking Architecture for Low Power[C]//Proc. of the 39th International Conference on VLSI Design. [S. 1.]: IEEE Press, 2007.
  • 3Abella J, Carretero J, Chaparro P, et al. The Split Register File[C]//Proc. of Design, Automation & Test in Europe Conference & Exhibition. [S. 1.]: IEEE Press, 2010.
  • 4Xiao Ruijin, Quan Heng, You Kaidi, et al. A Novel Multi-core Processor for Communication Applications[C]//Proc. of the 10th IEEE International Conference on Solid-state and Integrated Circuit Technology. [S. 1.]: IEEE Press, 2010.
  • 5尤凯迪,肖瑞瑾,权衡,虞志益.适用于多核处理器的簇状片上网络设计[J].计算机工程,2011,37(21):211-213. 被引量:2
  • 6Nozar T, Bagherzadeh N. A Distributed and Shared Register File for a Multiprocessor-on-chip to Support Real-time Applications[C]//Proc. of the 6th International Workshop on SoC for Real-time Applications. [S. 1.]: IEEE Press, 2006.
  • 7Quan Heng, Xiao Ruijin, You Kaidi, et al. A Simple High-efficient Inter-core Communication Mechanism for Multi-core Systems[C]// Proc. of Asia-pacific Signal & Information Processing Association Annual Summit & Conference. [S. 1.]: IEEE Press, 2011.
  • 8Gabriel F, Leonel S. Massively LDPC Decoding on Multicore Architectures[J]. IEEE Transaction on Parallel and Distributed System, 2011, 22(2): 309-322.

二级参考文献6

  • 1J6rg-Christian N, Porrmann M, Rtickert U. A Scalable Parallel SoC Architecture for Network Processors[C]//Proc. of IEEE Computer Society Annual Symposium on VLSI. Tampa, USA: IEEE Press, 2005.
  • 2Leng Xianglun, Xu Ningyi, Dong Feng, et al. Implementation and Simulation of a Cluster-based Hierarchical NoC Architecture for Multi-processor SoC[C]//Proc. of International Syrup. on Com- nitions and Information Technologies. Beijing, China: Is. n.], 2005.
  • 3Freitas H C, Philippe O A. A High-throughput Multi-cluster NoC Architecture[C]//Proc. of. the llth IEEE International Conference on Computational Science and Engineering. S~.o Paulo, Brazil: [s. n.], 2008.
  • 4Tudruj M, Masko L. Dynamic SMP Clusters with Communication on the Fly in NoC Technology for Very Fine Grain Computa- tions[C]//Proc, of the 3rd International Symposium on Algorithms, Models and Tools for Parallel Computing on Heterogeneous Networks. Cork, Ireland: [s. n.], 2004.
  • 5Seifi M R, Eshghi M. A Clustered NoC in Group Communi- cation[C]//Proc, of TENCON'08. Hyderabad, India: Is. n.], 2008.
  • 6欧阳一鸣,董少周,梁华国.基于2D Mesh的NoC路由算法设计与仿真[J].计算机工程,2009,35(22):227-229. 被引量:27

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部