期刊文献+

虚拟环境下可重构流媒体处理的应用分析方法 被引量:1

Virtual Environment Application Analysis Method for Reconfigurable Streaming Media Processing
下载PDF
导出
摘要 流媒体类应用现已在嵌入式移动设备上得到广泛应用,可重构计算方式为此类应用提供了灵活和高效的解决方案。但目前对于应用程序,尤其是核心循环的分析仍缺乏有效方法和工具支持。面向嵌入式可重构流媒体处理以应用中核心循环作为主体进行程序分析。结合应用存储需求等特征信息,提出一种基于PIA-CDTG图模型的启发式任务映射方法,以实现流媒体类数据密集型应用的有效映射。随后实现了可视化应用分析工具EVA2并支持虚拟环境下多领域专家的分布式协作优化,将上述方法集成其中并将分析结果以图形界面形式显示出来。方法及工具对于流媒体应用算法在嵌入式设备上的执行优化、性能评价等方面具有创新性和实用价值。 Streaming media applications are now wildly used in embedded portable devices, in which reconfigurable computing provides flexible and efficient solutions. However, there is lack of effective methodology and tool for application analysis, especially for kernel loops. The program feature analysis on the kernel loops of media applications was first taken. With these features such as storage requirement, a task mapping method based on PIA-CDTG model was proposed for efficient application mapping. A visualized analysis tool called EVA2 was implemented under a distributed collaborative optimization environment for multi-expert decision, which took the analysis results shown with graphical interfaces. Considering optimized execution and performance evaluation of embedded stream media process, the research method and tool are creative and practical.
出处 《系统仿真学报》 CAS CSCD 北大核心 2012年第9期1790-1794,共5页 Journal of System Simulation
基金 国家自然科学基金(6107602 61133007)
关键词 PIA-CDTG模型 核心循环 程序特征分析 分布式协作 应用映射 PIA-CDTG model kernel loop program feature analysis distributed collaboration application mapping
  • 相关文献

参考文献12

  • 1Loo Po. Loop parallelization in the polytope model [EB/OL]. (2012) [2012]. http://www.fmi.uni-passau.de/loopo.
  • 2U Bondhugula. Effective automatic parallelization and locality optimization using the polyhedral model [D]. USA: The Ohio State University, 2008.
  • 3陈桂茸,窦勇,徐炜遐.基于SUIF2的程序特征分析技术研究[J].计算机研究与发展,2007,44(z1):254-258. 被引量:3
  • 4G Wang, W Gong, B DeRenzi. Ant Colony Optimizations for Resource and Timing-constrained Operation Scheduling [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (S0278-0070), 2007, 26(6): 1010-1029.
  • 5W Regli. Intemet-enabled Computer-Aided Design [J]. IEEE Internet Computing (S1089-7801), 1997, 1(1): 39-51.
  • 6Pahng F, Sein N, Wallace D R. Distribution Modeling and Evaluation of Product Design Problems [J]. Computer-Aided Design (S0010-4485), 1998, 30(6): 411-423.
  • 7Stanford University Intermediate Format Group. SUIF Compiler System Version 2 [EB/OL]. (n.d.) [2012]. http://suif.stanford.edu.
  • 8C Bastoul. Code generation in the polyhedral model is easier than you think [C]//IEEE International Conference on Parallel Architecture and Compilation Techniques, Juan-les-Pin, F, 2004. USA: IEEE, 2004: 7-16.
  • 9赵鹏,王大伟,李思昆.面向SoC任务分配的应用程序存储需求量分析方法[J].电子学报,2010,38(3):541-545. 被引量:6
  • 10王大伟,窦勇,李思昆.核心循环到粗粒度可重构体系结构的流水化映射[J].计算机学报,2009,32(6):1089-1099. 被引量:10

二级参考文献52

  • 1Cardoso J M P. Dynamic loop pipelining in data-driven architectures. In: Bagherzadeh N, Valero M, Ramirez A,eds. Proc 2nd Int Conf Comput Front. New York: ACM Press, 2005. 106-115.
  • 2Baumgarte V, Ehlers G, May F, et al. PACT XPP-A self-reconfigurable data processing architecture. J Super- comput, 2003, 26(2): 167--184.
  • 3Mei B, Vernalde S, Verkest D, et al. Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. In: When N, Verkest Di, eds. Proc Conf Des, Aurora Test Eur. New York: IEEE Press, 2003. 10296--10301.
  • 4Barat F, Jayapala M, Beeck P O. Software pipelining for coarse-grained reconfigurable instruction set processors. In: Proc IEEE Int Conf VLSI Des. New York: IEEE Press, 2002. 338--344.
  • 5Hauser J R, Wawrzynek J. Garp: A MIPS processor with a reconfigurable coprocessor. In: Proc IEEE Int Syrup Field-Programmable Custom Computing Machines. New York: IEEE Press, 1997.16--21.
  • 6Rau B R. Iterative modulo scheduling: An algorithm for software pipelining loops. In: Proc ACM 27th Int Symp Microarchitecture. New York: IEEE Press, 1994. 63--74.
  • 7Lee M H, Singh H, Lu G, et al. Design and implementation of the MorphoSys reconfigurable computing processor. J VLSI Signal Processing-Systems for Signal, Image and Video Technology, 2000, 24:147--164.
  • 8Dennis J B, Gao G R. An efficient pipelined dataflow processor architecture. In: Proc ACM Int Conf on Supercomputing, New York: IEEE Press, 1988. 363--373.
  • 9Arvind, Nikhil R S. Executing a program on the MIT tagged-token dataflow architecture. IEEE Trans Comput, 1990, 39(3): 300--318.
  • 10Iannucci R A. Toward a dataflow/von Neumann hybrid architecture. In: Siegel H, ed. Proc Int Symp Computer Architecture. New York: IEEE Press, 1988. 131--140.

共引文献21

同被引文献15

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部