期刊文献+

全N型TFT ESD瞬态检测电路的设计 被引量:2

Design of ESD-transient detection circuit with whole N-type TFTs
下载PDF
导出
摘要 为适应有源发光二极管显示(AMOLED)以及有源液晶显示(AMLCD)技术的发展,使用三级反向器反馈结构设计了一种全N型的TFT静电放电(ESD)瞬态检测电路,并采用对比仿真研究的方式分析该电路的性能优劣.结果显示:反馈器件一方面可以提高各功能器件的转换速度,以保证箝位器件能够及时打开与关闭,避免因长时间流过大电流而引起箝位器件失效;另一方面可以控制箝位器件栅极电压的保持时间,从而满足不同电路的需求;三级反向器可以稳定箝位器件的栅极电压波形,有利于电路功能的更好实现.该设计满足基本ESD检测电路的相关参数要求,并且提高了电路的总体性能. To meet the needs of development of active matrix/organic light emitting diode(AMOLED) and active matrix liquid crystal displays(AMLCD) technology,an electrostatic discharge(ESD) transient detection circuit with N-type TFTs is presented,which has a three-inverter buffer with an N-type feedback device.The simulation result of the proposed circuit shows that the feedback device could improve the converting speed of each functional components,which insures the proposed circuit could be turned on/off in time,avoids clamping device failure caused by long time excessive current flow.Besides,it could control the gate voltage extent of the clamping device to meet the requirement of different circuits.Also,the three-inverter buffer could stabilize the gate voltage waveforms of the clamping device to improve the performance of this circuit.This design meets the basic parameters requirements of the ESD-transient detection circuit,and also improves its property.
出处 《天津工业大学学报》 CAS 北大核心 2012年第4期61-64,共4页 Journal of Tiangong University
基金 广东省优秀博士学位论文作者资助项目(sybzzxm201026) 国家大学生创新性实验计划(091056122)
关键词 静电放电(ESD) 全N型TFT 瞬态检测电路 三级反向器 反馈器件 ESD whole N-type TFTs transient detection circuit three-inverter buffer feedback device
  • 相关文献

参考文献1

二级参考文献9

  • 1杜鸣,郝跃.CMOS工艺中栅耦合ESD保护电路[J].西安电子科技大学学报,2006,33(4):547-549. 被引量:6
  • 2Ker M D. Whole-chip ESD Protection Design with Efficient VDD-to-VSS ESD Clamp Circuits for Submieron CMOS VLSI[J]. IEEE Trans on Electronic Devices, 1999, 46(1): 173-183.
  • 3Andrea C, Simone G, Augusto T, et al. Electrostatic Discharge Effects in Ultrathin Gate Oxide MOSFETs[J]. IEEE Trans on Devices and Materials Reliability, 2006, 6(1):87-94.
  • 4Smith J C, Boselli G. A MOSFET Power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies [J]. Microelectronics Reliability, 2005, 45(2): 201-202.
  • 5Ker M D, Chen J H. Self-Substrate-Triggered Technique to Enhance Turn-On Uniformity of multi-Finger ESD Protection Devices [J]. IEEE Solid-State Circuit, 2006, 41(11) :2601-2609.
  • 6Ker M D, Lin K H. The Impact of Low-holding-voltage Issue in High-voltage CMOS Technology and Design of Latchup- free Power-rail ESD Clamp Circuit for LCD Driver IC [J]. IEEE Solid-State Circuit, 2005, 40(8) :1751-1759.
  • 7Chou H M, Lee J W, Li P Y. A Floating Gate Design for ESD Protection Circuits[J]. The VLSI Journal, 2007, 40(2):161-166.
  • 8Feng Haiqiang, Chen Guang, Zhan Rouying, et al. A Mixed-mode ESD Protection Circuits Simulation-design Methodology [J]. IEEE Solid-State Circuit, 200a, 38(6): 995-1006.
  • 9Ker M D, Chang W J. ESD Protection Design with On-chip ESD Bus and High-voltage-tolerant ESD Clamp Circuit for Mixed-voltage I/O Buffers [J]. IEEE Solid-State Circuit, 2008, 55(6): 1409-1416.

共引文献6

同被引文献4

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部