期刊文献+

基于IMPACT的嵌入式汇编设计与实现 被引量:1

Design and Implementation of Embedded Assembler Based on IMPACT
下载PDF
导出
摘要 DSP的底层特性与传统的C语言特性差别很大,有DSP领域的特殊指令集,这些指令很难被编译器生成,或者根本不能被编译器生成.程序员也有需求直接访问底层特性.为了解决这个问题,通过对IMPACT的基础编译器框架进行拓展实现嵌入式汇编功能模块. DSP low-level features is very different from traditional C language features because of specific instruction set in DSP domain which is difficult to be generated by the complier or couldn't be generated by the complier. The basic framework of the IMPACT is expanded to support embedded assemble.
出处 《计算机系统应用》 2012年第9期87-91,共5页 Computer Systems & Applications
基金 核高基重大专项(2009ZX01034-001-001-002) 安徽省自然科学基金(090412068)
关键词 DSP 编译器 IMPACT DSP complier IMPACT
  • 相关文献

参考文献6

  • 1Chang PP, Mahkle SA, Chert WY, Wafter N J, HWU WW. IMPACT: An Architectural Framework for Multiple- Instruction-Issue Processors. 18th Annual International Symposium on Computer Architecture. Barcelona: ACM Press, 1998.408-417.
  • 2RAUBR. Iterative modulo secheduling: An algorithm for soRware pipelining loops. Proc. of the 27th International Smposium on Microarchitecture. New York: ACM, 1994. 63-74.
  • 3Chow F, Hennessy J. Register allocation by priority-based coloring. ACM SIGPLAN Notices, 1984,19(6):222-232.
  • 4Philip B, Steven P, Gibbons S. Efficient instruction schedu- ling for a pipelined architecture. ACM SIGPLAN Notices, 1986,21(7): 11-16.
  • 5雷一鸣,洪一,徐云,姜海涛.一种基于寄存器压力的VLIWDSP分簇算法[J].计算机应用,2010,30(1):274-276. 被引量:9
  • 6Hank RE. Machine Independent Register Allocation for the IMPACT-I C Compiler. Department of Electrical and Computer Engineering, University of Illinois, Urbana IL. 1993.

二级参考文献7

  • 1DESOLI G. Instruction assignment for clustered VLIW DSP compilers: A new approach[ EB/OL]. [ 2009 - 06 - 20]. http://www. hpl. hp. com/techreports/98/HPL-98-13, pdf.
  • 2LAPINSKII V, JACOME M F, VECIANA G A. Cluster assignment for high performance embedded VLIW processors[ J]. ACM Transactions on Design Automation of Electronic Systems, 2002, 7(3) : 430 - 454.
  • 3HWU W W. The IMPACT Research Group[ EB/OL]. [ 2009 - 03 - 15]. http://impact, crhc. illinois, edu/.
  • 4RAU B R. Iterative modulo scheduling: An algorithm for software pipelining loops[ C]//Proceedings of the 27th International Symposium on Microarchitecture. New York: ACM, 1994:63 - 74.
  • 5CHOW F. Register allocation by priority-based coloring[ J]. ACM SIGPLAN Notices, 1984, 19(6) : 222 -232.
  • 6PHILIP B. Gibbons Efficient instruction scheduling for a pipelined architecture[ J]. ACM SIGPLAN Notices, 1986, 21 (7) : 11 - 16.
  • 7The Institute for Integrated Signal Processing Systems . DSPstone [ EB/OL]. [ 2009 -03 -20]. http://www, ert. rwth-aaehen, de/ Projekte/Tools/DSPSTONE/dspstone htmt.

共引文献8

同被引文献6

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部