期刊文献+

一款应用于多模式无线发射机的65nm可配置低功耗滤波器 被引量:1

A Reconfigurable Low Power Filter in 65 nm CMOS for Multi-standard Transmitters
下载PDF
导出
摘要 针对多模式(GSM/TD-SCDMA/WCDMA)无线发射机设计了一款可配置的4阶有源RC低通滤波器。滤波器的截止频率通过数字配置运放外围的无源器件进行改变,从而满足不同模式的带宽要求;同时,滤波器中运放的增益带宽积(GBW)也进行相应的配置,实现滤波器的低功耗设计。针对后者,对滤波器中运放的增益带宽积对滤波器的传递函数的影响进行了定量的分析,提出了功耗优化理论。整个电路结构是在65nmGP工艺下实现的,电源电压为1V,芯片核的面积仅为0.08mm2。滤波器在三个模式下测试得到的IIP3均大于25dBm。整个电路的功耗在GSM和TD-SCDMA下为0.8mW,在WCDMA模式下为1.6mW。同时,滤波器在三个模式下传递曲线的测试结果证实了文中的功耗优化理论。 This paper presents a novel approach to design a programmable 4^th-order low-pass reconstruction filter for GSM/TD-SCDMA/WCDMA wireless transmitters. With a view to opti- mizing power, reconfiguration is used to digitally adjusting the filter cut-off frequency. Additionally, a theory is proposed to provide a lower limit of the gain-bandwidth product (GBW) of OPAMP used in the filter, and therefore, its power can he optimized. The filter is realized in a 65 nm GP CMOS technology with the area of 0. 08 mm^2. The measured in-band IIP3 is beyond 25 dBm for the three modes motioned above. The measured power consumption is 0. 8 mW for GSM and TD-SCDMA setting and 1.6 mW for WCDMA setting. The filter transfer function is also measured, which strongly supports the proposed theory.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2012年第4期398-404,共7页 Research & Progress of SSE
关键词 多模式无线发射系统 低电压 低功耗 可配置 低通滤波器 multi-mode wireless transmitter low voltage low power reconfigurable low- pass filter
  • 相关文献

参考文献10

  • 1Bagheri R, M-rzaei A, Chehrazi S, et al. Art 800 MHz to 6 GHz software-defined wireless receiver in 90 nm CMOS [J]. IEEE J Solid-state Circuits, 2006, 41 (12) : 2860-2876.
  • 2Craninckx J, Liu M, Hauspie D, et al. A fully recon- figurable software-defined radio transceiver in 0. 13 tim CMOS [C]. IEEE ISSCC Dig Tech Papers, 2007: 346-607.
  • 3惠志达,袁宇丹,郭亚炜,程旭,曾晓洋.一种GSM无线发射系统中的低功耗数模转换器[J].固体电子学研究与进展,2011,31(1):90-94. 被引量:5
  • 4Wang Weiwei, Chang Xuegui, Wang Xiao, et al. A 4^th-order reconfigurable analog baseband filter for software-defined radio applications [J]. Journal of Semiconductors, 2011, 32(045008) : 1-8.
  • 5Baschirotto A, D'Amico S, De Matteis M. Advances on analog filters for telecommunications [C]. IEEE Advanced Signal Processing, Circuits, and System Design Techniques for Communications, 2006: 131- 168.
  • 6Du Dingkun, Li Yongming, Wang Zhihua,et al. An active-RC complex filter with mixed signal tuning sys- tem for low-IF re-ceiver[C]. IEEE Asia Pacific Con- ference on Circuits and Systems, 2006 : 1031-1034.
  • 7Li Li, Ma Jun, Zeng Xiaoyang, et al. A multi-mode 1 V DAC H-filter in 65 nm CMOS for reconfigurable (GSM, TD-SCDMA and WCDMA) transmitters [C]. IEEE International Conference on ASIC, 2011: 504-507.
  • 8Vito Giannini, Jan Craninckx, Andrea Baschirotto, et al. Flexible baseband analog circuits for software-de- fined radio front-ends [J]. IEEE J Solid-state Cir- cuits, 2007, 42(7): 1501-1512.
  • 9Kousai S, Hamada M, Ito R, et al. A 19.7 MHz, fifth-order active-RC Chebyshev LPF for draft [J]. IEEE J Solid-state Circuits, 2007, 42(11): 2326- 2337.
  • 10Lo T Y, Hung C C. Low-voltage multi-mode Gm-C channelselection filter for mobile applications [C]. IEEE Custom Integrated Circuits Conference, 2007: 635-638.

二级参考文献10

  • 1Maeda T,Matsuno N,Hori S,et al.A low-power dual-band triple-mode WLAN CMOS transceiver[C].IEEE ISSCC Digest of Technical Papers,2005:100-101.
  • 2Ghittori N,Vigna A,Malcovati P,et al.1.2-V low-power multi-mode DAC + Filter blocks for reconfig-urable (WLAN/UMTS,WLAN/Bluetooth) Transmitters[J].IEEE Journal of Solid-state Circuits,2006,51(9):1970-1982.
  • 3Seedher A,Tadeparthy P,Satheesh K A S,et al.Automated design of a 10-bit 80Msps WLAN DAC for linearity and low-area[C].IEEE International Symposium on Circuits and Systems,ISCAS,2005,6:5545-5548.
  • 4Seo D,McAllister G H.A low-spurious low-power 12-bit 160-MS/s DAC in 90-nm CMOS for baseband wireless transmitter[J].IEEE Journal of Solid-state Circuits,2007,42(3):486-495.
  • 5Van den Bosch A,Borremans M,Steyaert M,et al.A 10-bit 1-GSample/s nyquist current-steering CMOS D/A converter[J].IEEE Journal of Solid-state Circuits,2001,36(3):315-324.
  • 6Bastos J,Marques A M,Steyaert M,et al.A 12-bit intrinsic accuracy high-speed CMOS DAC[J].IEEE Journal of Solid-State Circuits,1998,33(12):1959-1969.
  • 7Razavi B.Principles of Data Conversion System Design[M].New York:IEEE Press,1995.
  • 8Schofield W,Mercer D,St Onge L.A 16 b 400MS/s DAC with 《-80 dBc IMD to 300 MHz and 《-160 dBm/Hz noise power spectral density[C].IEEE ISSCC Digest of Technical Papers,2003:126-127.
  • 9Van den Bosch A,Steyaert M,Sansen W.SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters[C].IEEE ICECS Proceedings of International Conference on Electronics,Circuits and Systems,1999,3:1193-1196.
  • 10Lee D H,Lin Y H,Kuo T H.Nyquist-rate current-steering digital-to-analog converters with random multiple data-weighted averaging technique and QN rotated walk switching scheme[J].IEEE Transactions on Circuits and Systems II,Express Briefs,2006,53 (11):1264-1268.

共引文献4

同被引文献2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部